From 62b6ff22ec1f90014b1d0fc778014bdb38cc09ce Mon Sep 17 00:00:00 2001
From: Curtis Dunham <Curtis.Dunham@arm.com>
Date: Tue, 31 May 2016 11:07:18 +0100
Subject: [PATCH] stats: update for snoop filter tweak

--HG--
extra : source : 2323557eb4f4866fa1ea1575a9f5969e0022adc1
---
 .../ref/alpha/linux/tsunami-minor/stats.txt   |   10 +-
 .../ref/alpha/linux/tsunami-o3-dual/stats.txt | 3952 +++++-----
 .../ref/alpha/linux/tsunami-o3/stats.txt      |   10 +-
 .../linux/tsunami-switcheroo-full/stats.txt   | 3146 ++++----
 .../arm/linux/realview-minor-dual/stats.txt   | 4908 ++++++------
 .../ref/arm/linux/realview-minor/stats.txt    |   10 +-
 .../arm/linux/realview-o3-checker/stats.txt   |   10 +-
 .../ref/arm/linux/realview-o3-dual/stats.txt  | 6125 +++++++--------
 .../ref/arm/linux/realview-o3/stats.txt       |   10 +-
 .../linux/realview-switcheroo-full/stats.txt  | 4812 ++++++------
 .../linux/realview-switcheroo-o3/stats.txt    | 4248 +++++------
 .../arm/linux/realview64-minor-dual/stats.txt | 5512 +++++++-------
 .../ref/arm/linux/realview64-minor/stats.txt  |   10 +-
 .../arm/linux/realview64-o3-checker/stats.txt |   10 +-
 .../arm/linux/realview64-o3-dual/stats.txt    | 6592 ++++++++---------
 .../ref/arm/linux/realview64-o3/stats.txt     |   10 +-
 .../stats.txt                                 |   10 +-
 .../realview64-simple-atomic-dual/stats.txt   | 2249 +++---
 .../linux/realview64-simple-atomic/stats.txt  |   10 +-
 .../realview64-simple-timing-dual/stats.txt   | 5368 +++++++-------
 .../linux/realview64-simple-timing/stats.txt  |   10 +-
 .../realview64-switcheroo-atomic/stats.txt    | 1430 ++--
 .../realview64-switcheroo-full/stats.txt      | 5305 +++++++------
 .../linux/realview64-switcheroo-o3/stats.txt  | 4565 ++++++------
 .../realview64-switcheroo-timing/stats.txt    | 3357 ++++-----
 .../ref/x86/linux/pc-o3-timing/stats.txt      |   10 +-
 .../stats.txt                                 |   10 +-
 .../x86/linux/pc-switcheroo-full/stats.txt    | 3324 +++++----
 .../solaris/t1000-simple-atomic/stats.txt     |  251 -
 .../ref/arm/linux/minor-timing/stats.txt      |  879 ---
 .../10.mcf/ref/arm/linux/o3-timing/stats.txt  | 1214 ---
 .../ref/sparc/linux/simple-timing/stats.txt   |  520 --
 .../10.mcf/ref/x86/linux/o3-timing/stats.txt  | 1013 ---
 .../ref/x86/linux/simple-timing/stats.txt     |  515 --
 .../ref/alpha/tru64/minor-timing/stats.txt    |  803 --
 .../ref/arm/linux/minor-timing/stats.txt      |  921 ---
 .../ref/arm/linux/o3-timing/stats.txt         | 1238 ----
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  658 --
 .../ref/x86/linux/o3-timing/stats.txt         | 1053 ---
 .../ref/x86/linux/simple-atomic/stats.txt     |  127 -
 .../ref/x86/linux/simple-timing/stats.txt     |  521 --
 .../ref/alpha/tru64/minor-timing/stats.txt    |  762 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1019 ---
 .../ref/alpha/tru64/simple-timing/stats.txt   |  534 --
 .../ref/arm/linux/minor-timing/stats.txt      |  882 ---
 .../30.eon/ref/arm/linux/o3-timing/stats.txt  | 1195 ---
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  650 --
 .../ref/alpha/tru64/minor-timing/stats.txt    |  800 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1055 ---
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  152 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  548 --
 .../ref/arm/linux/minor-timing/stats.txt      |  906 ---
 .../ref/arm/linux/o3-timing/stats.txt         | 1232 ---
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  659 --
 .../ref/alpha/tru64/minor-timing/stats.txt    |  799 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1057 ---
 .../ref/arm/linux/minor-timing/stats.txt      |  916 ---
 .../ref/arm/linux/o3-timing/stats.txt         | 1218 ---
 .../ref/alpha/tru64/minor-timing/stats.txt    |  807 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1095 ---
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  152 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  543 --
 .../ref/arm/linux/minor-timing/stats.txt      |  917 ---
 .../ref/arm/linux/o3-timing/stats.txt         | 1237 ----
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  655 --
 .../ref/x86/linux/simple-atomic/stats.txt     |  127 -
 .../ref/x86/linux/simple-timing/stats.txt     |  515 --
 .../ref/alpha/tru64/minor-timing/stats.txt    |  764 --
 .../ref/alpha/tru64/o3-timing/stats.txt       | 1035 ---
 .../ref/arm/linux/minor-timing/stats.txt      |  882 ---
 .../ref/arm/linux/o3-timing/stats.txt         | 1172 ---
 .../ref/x86/linux/o3-timing/stats.txt         | 1008 ---
 .../tsunami-simple-atomic-dual/stats.txt      |  246 +-
 .../linux/tsunami-simple-atomic/stats.txt     |   10 +-
 .../tsunami-simple-timing-dual/stats.txt      | 2777 +++----
 .../linux/tsunami-simple-timing/stats.txt     |   10 +-
 .../stats.txt                                 |   10 +-
 .../realview-simple-atomic-dual/stats.txt     | 1407 ++--
 .../linux/realview-simple-atomic/stats.txt    |   10 +-
 .../realview-simple-timing-dual/stats.txt     | 4788 ++++++------
 .../linux/realview-simple-timing/stats.txt    |   10 +-
 .../realview-switcheroo-atomic/stats.txt      |  836 +--
 .../realview-switcheroo-timing/stats.txt      | 2948 ++++----
 .../ref/x86/linux/pc-simple-atomic/stats.txt  |   10 +-
 .../ref/x86/linux/pc-simple-timing/stats.txt  |   10 +-
 .../twosys-tsunami-simple-atomic/stats.txt    |   20 +-
 .../ref/alpha/linux/minor-timing/stats.txt    |   10 +-
 .../ref/alpha/linux/o3-timing/stats.txt       |   10 +-
 .../ref/alpha/linux/simple-atomic/stats.txt   |   10 +-
 .../stats.txt                                 |   10 +-
 .../stats.txt                                 |   10 +-
 .../stats.txt                                 |   10 +-
 .../simple-timing-ruby-MOESI_hammer/stats.txt |   10 +-
 .../alpha/linux/simple-timing-ruby/stats.txt  |   10 +-
 .../ref/alpha/linux/simple-timing/stats.txt   |   10 +-
 .../ref/alpha/tru64/minor-timing/stats.txt    |   10 +-
 .../ref/alpha/tru64/o3-timing/stats.txt       |   10 +-
 .../ref/alpha/tru64/simple-atomic/stats.txt   |   10 +-
 .../stats.txt                                 |   10 +-
 .../stats.txt                                 |   10 +-
 .../stats.txt                                 |   10 +-
 .../simple-timing-ruby-MOESI_hammer/stats.txt |   10 +-
 .../alpha/tru64/simple-timing-ruby/stats.txt  |   10 +-
 .../ref/alpha/tru64/simple-timing/stats.txt   |    8 +-
 .../ref/arm/linux/minor-timing/stats.txt      |   10 +-
 .../ref/arm/linux/o3-timing-checker/stats.txt |   10 +-
 .../ref/arm/linux/o3-timing/stats.txt         |   10 +-
 .../simple-atomic-dummychecker/stats.txt      |   10 +-
 .../ref/arm/linux/simple-atomic/stats.txt     |   10 +-
 .../ref/arm/linux/simple-timing/stats.txt     |    8 +-
 .../ref/mips/linux/o3-timing/stats.txt        |   10 +-
 .../ref/mips/linux/simple-atomic/stats.txt    |   10 +-
 .../mips/linux/simple-timing-ruby/stats.txt   |   10 +-
 .../ref/mips/linux/simple-timing/stats.txt    |    8 +-
 .../ref/power/linux/o3-timing/stats.txt       |   10 +-
 .../ref/power/linux/simple-atomic/stats.txt   |   10 +-
 .../ref/sparc/linux/simple-atomic/stats.txt   |   10 +-
 .../sparc/linux/simple-timing-ruby/stats.txt  |   10 +-
 .../ref/sparc/linux/simple-timing/stats.txt   |    8 +-
 .../ref/x86/linux/o3-timing/stats.txt         |   10 +-
 .../ref/x86/linux/simple-atomic/stats.txt     |   10 +-
 .../x86/linux/simple-timing-ruby/stats.txt    |   10 +-
 .../ref/x86/linux/simple-timing/stats.txt     |    8 +-
 .../ref/alpha/linux/o3-timing-mt/stats.txt    |   10 +-
 .../ref/sparc/linux/o3-timing/stats.txt       |  947 ---
 .../ref/sparc/linux/simple-atomic/stats.txt   |  124 -
 .../ref/sparc/linux/simple-timing/stats.txt   |  474 --
 .../linux/learning-gem5-p1-simple/stats.txt   |   10 +-
 .../learning-gem5-p1-two-level/stats.txt      |    8 +-
 .../linux/learning-gem5-p1-simple/stats.txt   |   10 +-
 .../learning-gem5-p1-two-level/stats.txt      |    8 +-
 .../linux/learning-gem5-p1-simple/stats.txt   |   10 +-
 .../learning-gem5-p1-two-level/stats.txt      |   10 +-
 .../linux/learning-gem5-p1-simple/stats.txt   |   10 +-
 .../learning-gem5-p1-two-level/stats.txt      |    8 +-
 .../linux/learning-gem5-p1-simple/stats.txt   |   10 +-
 .../learning-gem5-p1-two-level/stats.txt      |    8 +-
 .../ref/x86/linux/gpu-ruby-GPU_RfO/stats.txt  |   10 +-
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  648 --
 .../ref/sparc/linux/simple-atomic/stats.txt   |  124 -
 .../ref/x86/linux/simple-atomic/stats.txt     |  127 -
 .../ref/alpha/eio/simple-atomic/stats.txt     |  152 -
 .../ref/alpha/eio/simple-timing/stats.txt     |  497 --
 .../ref/alpha/eio/simple-atomic-mp/stats.txt  | 1082 ---
 .../ref/alpha/eio/simple-timing-mp/stats.txt  | 1634 ----
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  152 -
 .../ref/sparc/linux/o3-timing-mp/stats.txt    | 2892 --------
 .../sparc/linux/simple-atomic-mp/stats.txt    |  991 ---
 .../sparc/linux/simple-timing-mp/stats.txt    | 1638 ----
 .../memtest-ruby-MESI_Two_Level/stats.txt     |    6 +-
 .../stats.txt                                 |    6 +-
 .../memtest-ruby-MOESI_CMP_token/stats.txt    |    6 +-
 .../linux/memtest-ruby-MOESI_hammer/stats.txt |    6 +-
 .../ref/alpha/linux/memtest-ruby/stats.txt    |    6 +-
 .../ref/null/none/memtest-filter/stats.txt    |    6 +-
 .../ref/null/none/memtest/stats.txt           |    6 +-
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  152 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  546 --
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  662 --
 .../ref/sparc/linux/simple-atomic/stats.txt   |  124 -
 .../ref/sparc/linux/simple-timing/stats.txt   |  535 --
 .../ref/null/none/memcheck/stats.txt          |    6 +-
 .../gpu-randomtest-ruby-GPU_RfO/stats.txt     |    6 +-
 .../rubytest-ruby-MESI_Two_Level/stats.txt    |    6 +-
 .../stats.txt                                 |    6 +-
 .../rubytest-ruby-MOESI_CMP_token/stats.txt   |    6 +-
 .../rubytest-ruby-MOESI_hammer/stats.txt      |    6 +-
 .../ref/alpha/linux/rubytest-ruby/stats.txt   |    6 +-
 .../ref/null/none/tgen-dram-ctrl/stats.txt    |    6 +-
 .../ref/null/none/tgen-simple-mem/stats.txt   |    6 +-
 .../ref/alpha/tru64/simple-atomic/stats.txt   |  152 -
 .../ref/alpha/tru64/simple-timing/stats.txt   |  534 --
 .../ref/arm/linux/simple-atomic/stats.txt     |  243 -
 .../ref/arm/linux/simple-timing/stats.txt     |  644 --
 .../ref/sparc/linux/simple-atomic/stats.txt   |  124 -
 .../ref/sparc/linux/simple-timing/stats.txt   |  515 --
 .../ref/x86/linux/simple-atomic/stats.txt     |  127 -
 .../ref/x86/linux/simple-timing/stats.txt     |  507 --
 184 files changed, 39509 insertions(+), 91985 deletions(-)

diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt
index 3a2e9a680..2f001f46a 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-minor/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  1.907083                       # Nu
 sim_ticks                                1907083088000                       # Number of ticks simulated
 final_tick                               1907083088000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  20979                       # Simulator instruction rate (inst/s)
-host_op_rate                                    20979                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              712669715                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 389460                       # Number of bytes of host memory used
-host_seconds                                  2675.97                       # Real time elapsed on the host
+host_inst_rate                                  20329                       # Simulator instruction rate (inst/s)
+host_op_rate                                    20329                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              690572794                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 384580                       # Number of bytes of host memory used
+host_seconds                                  2761.60                       # Real time elapsed on the host
 sim_insts                                    56139550                       # Number of instructions simulated
 sim_ops                                      56139550                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
index 4b8dc4618..7d7e06664 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
@@ -1,122 +1,122 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  1.929078                       # Number of seconds simulated
-sim_ticks                                1929077876500                       # Number of ticks simulated
-final_tick                               1929077876500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  1.908652                       # Number of seconds simulated
+sim_ticks                                1908652088000                       # Number of ticks simulated
+final_tick                               1908652088000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 169237                       # Simulator instruction rate (inst/s)
-host_op_rate                                   169237                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5749129790                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 339544                       # Number of bytes of host memory used
-host_seconds                                   335.54                       # Real time elapsed on the host
-sim_insts                                    56786201                       # Number of instructions simulated
-sim_ops                                      56786201                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 169428                       # Simulator instruction rate (inst/s)
+host_op_rate                                   169428                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             5757307258                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 336708                       # Number of bytes of host memory used
+host_seconds                                   331.52                       # Real time elapsed on the host
+sim_insts                                    56168509                       # Number of instructions simulated
+sim_ops                                      56168509                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst           856320                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         24603328                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           123072                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           684608                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           873216                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         24648192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           103232                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           582976                       # Number of bytes read from this memory
 system.physmem.bytes_read::tsunami.ide            960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             26268288                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       856320                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       123072                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          979392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7871488                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7871488                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.inst             13380                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            384427                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              1923                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             10697                       # Number of read requests responded to by this memory
+system.physmem.bytes_read::total             26208576                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       873216                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       103232                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total          976448                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      7849920                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           7849920                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.inst             13644                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            385128                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              1613                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data              9109                       # Number of read requests responded to by this memory
 system.physmem.num_reads::tsunami.ide              15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                410442                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          122992                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               122992                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.inst              443901                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            12753932                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               63798                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              354889                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::tsunami.ide               498                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                13617018                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         443901                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          63798                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             507700                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           4080441                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                4080441                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           4080441                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             443901                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           12753932                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              63798                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             354889                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::tsunami.ide              498                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               17697459                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        410442                       # Number of read requests accepted
-system.physmem.writeReqs                       122992                       # Number of write requests accepted
-system.physmem.readBursts                      410442                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     122992                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 26260992                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      7296                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7869440                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  26268288                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7871488                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      114                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.num_reads::total                409509                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          122655                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               122655                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.inst              457504                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data            12913926                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               54086                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              305439                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide               503                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                13731458                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         457504                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          54086                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             511590                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           4112808                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                4112808                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           4112808                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             457504                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data           12913926                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              54086                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             305439                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide              503                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total               17844266                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        409509                       # Number of read requests accepted
+system.physmem.writeReqs                       122655                       # Number of write requests accepted
+system.physmem.readBursts                      409509                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     122655                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 26200320                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      8256                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   7848512                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  26208576                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                7849920                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      129                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               26358                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               25853                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               25982                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               25455                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               25391                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               25779                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               25718                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               25362                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               25502                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               25880                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              25847                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              25125                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              25573                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              25368                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              25415                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              25720                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                8608                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7821                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                8027                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                7496                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7316                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7320                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                7241                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                6937                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7156                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7588                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7741                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7304                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               7945                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               8097                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               8174                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               8189                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               25687                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               26129                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               25602                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               25363                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               24824                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               25086                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               25117                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               24738                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               25651                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               26257                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              25842                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              26258                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              25994                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              25940                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              25679                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              25213                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                7897                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                8119                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                8345                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                7678                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                7188                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                7302                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                7389                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                6798                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                7376                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                7907                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               7738                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               7709                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               7797                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               7971                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               7878                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               7541                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          11                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1929076824500                       # Total gap between requests
+system.physmem.numWrRetry                          13                       # Number of times write queue was full causing retry
+system.physmem.totGap                    1908647739500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  410442                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  409509                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 122992                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    318267                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     37921                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     29360                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     24678                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        83                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         9                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 122655                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    317276                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     37774                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     29370                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     24859                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                        78                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                        13                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::6                         2                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::8                         1                       # What read queue length does an incoming req see
@@ -158,194 +158,206 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1676                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3020                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     5222                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4727                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     6475                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6373                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6303                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     6763                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7317                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     6854                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     8917                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     9221                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7788                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     8406                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     8757                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7842                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     6881                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     6056                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      287                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      217                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      149                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      175                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      127                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      122                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      165                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      173                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      173                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      256                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      328                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      184                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      294                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      161                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      149                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      206                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       79                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       76                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       60                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       32                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       20                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       32                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        65334                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      522.399241                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     318.882184                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     410.899985                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          14976     22.92%     22.92% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        11360     17.39%     40.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5432      8.31%     48.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2850      4.36%     52.99% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2530      3.87%     56.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1671      2.56%     59.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         3857      5.90%     65.32% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1188      1.82%     67.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        21470     32.86%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          65334                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5522                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        74.304962                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev     2840.771031                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-8191           5519     99.95%     99.95% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::15                     1609                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     2843                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     3482                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     4541                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     5973                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     6828                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     7803                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     8972                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     7543                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8151                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     8864                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     8361                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     7558                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     7964                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     8132                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     6500                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     6707                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     6213                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      372                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      213                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      194                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      192                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      181                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      145                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      196                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      215                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      208                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      233                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      198                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      127                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      143                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      177                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      146                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      113                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      150                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      146                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      113                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      135                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      133                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      126                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      117                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       86                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       73                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       74                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       52                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       27                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       27                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        64693                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      526.314006                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     319.672506                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     416.720496                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          14759     22.81%     22.81% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        11414     17.64%     40.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         5700      8.81%     49.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         2716      4.20%     53.47% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2485      3.84%     57.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1481      2.29%     59.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         1583      2.45%     62.04% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         1463      2.26%     64.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        23092     35.69%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          64693                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          5538                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        73.921271                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev     2818.439252                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-8191           5535     99.95%     99.95% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::40960-49151            1      0.02%     99.96% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::57344-65535            1      0.02%     99.98% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::196608-204799            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5522                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5522                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        22.267294                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       19.111227                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       20.252131                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-23            4917     89.04%     89.04% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-31              44      0.80%     89.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-39              22      0.40%     90.24% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-47              38      0.69%     90.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-55             207      3.75%     94.68% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-63               6      0.11%     94.78% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-71              12      0.22%     95.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-79              27      0.49%     95.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-87             186      3.37%     98.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-95               6      0.11%     98.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-103              8      0.14%     99.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-111             4      0.07%     99.19% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-119             2      0.04%     99.22% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-135             8      0.14%     99.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-143             6      0.11%     99.47% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-151             1      0.02%     99.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::152-159             2      0.04%     99.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-167             4      0.07%     99.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::168-175             5      0.09%     99.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-183             1      0.02%     99.71% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::184-191             3      0.05%     99.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::192-199             3      0.05%     99.82% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::200-207             1      0.02%     99.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-215             3      0.05%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::224-231             1      0.02%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::240-247             1      0.02%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::256-263             3      0.05%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::264-271             1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5522                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     4416821750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               12110471750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   2051640000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       10764.12                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total            5538                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          5538                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        22.143915                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.892939                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       21.348287                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            4779     86.29%     86.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23             158      2.85%     89.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              16      0.29%     89.44% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              27      0.49%     89.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             200      3.61%     93.54% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              23      0.42%     93.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              15      0.27%     94.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47               7      0.13%     94.35% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51               3      0.05%     94.40% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               6      0.11%     94.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59              11      0.20%     94.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               7      0.13%     94.84% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67              10      0.18%     95.02% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               4      0.07%     95.09% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               3      0.05%     95.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               1      0.02%     95.16% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83              30      0.54%     95.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               2      0.04%     95.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91              13      0.23%     95.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               1      0.02%     95.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99             169      3.05%     99.04% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             3      0.05%     99.10% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             1      0.02%     99.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             2      0.04%     99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119             7      0.13%     99.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123             1      0.02%     99.30% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             2      0.04%     99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             4      0.07%     99.40% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             1      0.02%     99.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::148-151             1      0.02%     99.44% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             1      0.02%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::164-167             3      0.05%     99.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::168-171             1      0.02%     99.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175            12      0.22%     99.75% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-179             1      0.02%     99.77% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::196-199             1      0.02%     99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::212-215             1      0.02%     99.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-227             9      0.16%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::248-251             1      0.02%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::252-255             1      0.02%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            5538                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     3969590750                       # Total ticks spent queuing
+system.physmem.totMemAccLat               11645465750                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   2046900000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                        9696.59                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29514.12                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          13.61                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           4.08                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       13.62                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        4.08                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  28446.59                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                          13.73                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           4.11                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                       13.73                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        4.11                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.14                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.11                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.03                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         2.18                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        26.77                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     369361                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     98593                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   90.02                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  80.16                       # Row buffer hit rate for writes
-system.physmem.avgGap                      3616336.46                       # Average gap between requests
-system.physmem.pageHitRate                      87.74                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  246047760                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  134252250                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1606004400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                393763680                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           125997774240                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            63271865610                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1101943260750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1293592968690                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              670.576874                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   1832974418500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     64416040000                       # Time in different power states
+system.physmem.avgRdQLen                         2.19                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        24.90                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     368832                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     98488                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   90.10                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  80.30                       # Row buffer hit rate for writes
+system.physmem.avgGap                      3586578.08                       # Average gap between requests
+system.physmem.pageHitRate                      87.84                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  244233360                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  133262250                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                1579858800                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                393439680                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           124663821360                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            57966073335                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1094343472500                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1279324161285                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              670.276452                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   1820370973000                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     63734060000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     31684384000                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     24546489500                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  247877280                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  135250500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1594554000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                403017120                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           125997774240                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            63221156415                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1101987750750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1293587380305                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              670.573972                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   1833051648500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     64416040000                       # Time in different power states
+system.physmem_1.actEnergy                  244845720                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  133596375                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                1613305200                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                401222160                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           124663821360                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            57268583145                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1094955297750                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1279280671710                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              670.253671                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   1821389841500                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     63734060000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     31607167750                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     23527607250                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu0.branchPred.lookups               17100345                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         14625316                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect           474432                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            10759421                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits                4832502                       # Number of BTB hits
+system.cpu0.branchPred.lookups               18555851                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         15805635                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect           543843                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            11677993                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits                5178603                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            44.914145                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS                 945329                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect             34555                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        5020643                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits            507910                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses         4512733                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted       209375                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            44.344974                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS                1050126                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect             41449                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        5562960                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits            527221                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses         5035739                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted       249629                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
 system.cpu0.dtb.fetch_acv                           0                       # ITB acv
 system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.read_hits                     9634816                       # DTB read hits
-system.cpu0.dtb.read_misses                     36704                       # DTB read misses
-system.cpu0.dtb.read_acv                          586                       # DTB read access violations
-system.cpu0.dtb.read_accesses                  618265                       # DTB read accesses
-system.cpu0.dtb.write_hits                    5807101                       # DTB write hits
-system.cpu0.dtb.write_misses                     8981                       # DTB write misses
+system.cpu0.dtb.read_hits                    10426157                       # DTB read hits
+system.cpu0.dtb.read_misses                     39598                       # DTB read misses
+system.cpu0.dtb.read_acv                          591                       # DTB read access violations
+system.cpu0.dtb.read_accesses                  665311                       # DTB read accesses
+system.cpu0.dtb.write_hits                    6323119                       # DTB write hits
+system.cpu0.dtb.write_misses                     9829                       # DTB write misses
 system.cpu0.dtb.write_acv                         421                       # DTB write access violations
-system.cpu0.dtb.write_accesses                 195454                       # DTB write accesses
-system.cpu0.dtb.data_hits                    15441917                       # DTB hits
-system.cpu0.dtb.data_misses                     45685                       # DTB misses
-system.cpu0.dtb.data_acv                         1007                       # DTB access violations
-system.cpu0.dtb.data_accesses                  813719                       # DTB accesses
-system.cpu0.itb.fetch_hits                    1375653                       # ITB hits
-system.cpu0.itb.fetch_misses                     7396                       # ITB misses
-system.cpu0.itb.fetch_acv                         601                       # ITB acv
-system.cpu0.itb.fetch_accesses                1383049                       # ITB accesses
+system.cpu0.dtb.write_accesses                 221072                       # DTB write accesses
+system.cpu0.dtb.data_hits                    16749276                       # DTB hits
+system.cpu0.dtb.data_misses                     49427                       # DTB misses
+system.cpu0.dtb.data_acv                         1012                       # DTB access violations
+system.cpu0.dtb.data_accesses                  886383                       # DTB accesses
+system.cpu0.itb.fetch_hits                    1503637                       # ITB hits
+system.cpu0.itb.fetch_misses                     7915                       # ITB misses
+system.cpu0.itb.fetch_acv                         722                       # ITB acv
+system.cpu0.itb.fetch_accesses                1511552                       # ITB accesses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.read_acv                            0                       # DTB read access violations
@@ -358,590 +370,590 @@ system.cpu0.itb.data_hits                           0                       # DT
 system.cpu0.itb.data_misses                         0                       # DTB misses
 system.cpu0.itb.data_acv                            0                       # DTB access violations
 system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.numCycles                       146500468                       # number of cpu cycles simulated
+system.cpu0.numCycles                       120614537                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles          26225748                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                      74880065                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                   17100345                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches           6285741                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                    112740313                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles                1369370                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                       398                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles               30412                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingTrapStallCycles       147220                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.PendingQuiesceStallCycles       425638                       # Number of stall cycles due to pending quiesce instructions
-system.cpu0.fetch.IcacheWaitRetryStallCycles          504                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                  8642043                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes               322305                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.rateDist::samples         140254918                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             0.533885                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            1.795707                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.icacheStallCycles          28910287                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu0.fetch.Insts                      80847463                       # Number of instructions fetch has processed
+system.cpu0.fetch.Branches                   18555851                       # Number of branches that fetch encountered
+system.cpu0.fetch.predictedBranches           6755950                       # Number of branches that fetch has predicted taken
+system.cpu0.fetch.Cycles                     84571652                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu0.fetch.SquashCycles                1544806                       # Number of cycles fetch has spent squashing
+system.cpu0.fetch.TlbCycles                         2                       # Number of cycles fetch has spent waiting for tlb
+system.cpu0.fetch.MiscStallCycles               27521                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu0.fetch.PendingTrapStallCycles       158722                       # Number of stall cycles due to pending traps
+system.cpu0.fetch.PendingQuiesceStallCycles       425179                       # Number of stall cycles due to pending quiesce instructions
+system.cpu0.fetch.IcacheWaitRetryStallCycles          306                       # Number of stall cycles due to full MSHR
+system.cpu0.fetch.CacheLines                  9281945                       # Number of cache lines fetched
+system.cpu0.fetch.IcacheSquashes               366954                       # Number of outstanding Icache misses that were squashed
+system.cpu0.fetch.rateDist::samples         114866072                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::mean             0.703841                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::stdev            2.035887                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0               126345960     90.08%     90.08% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1                  903115      0.64%     90.73% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                 1906918      1.36%     92.09% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3                  803345      0.57%     92.66% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::4                 2649453      1.89%     94.55% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::5                  589849      0.42%     94.97% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::6                  700559      0.50%     95.47% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::7                  843084      0.60%     96.07% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::8                 5512635      3.93%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::0                99921621     86.99%     86.99% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::1                  978753      0.85%     87.84% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::2                 2003703      1.74%     89.59% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::3                  871619      0.76%     90.34% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::4                 2763119      2.41%     92.75% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::5                  643273      0.56%     93.31% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::6                  756873      0.66%     93.97% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::7                  980520      0.85%     94.82% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::8                 5946591      5.18%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total           140254918                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.116726                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       0.511125                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles                20974212                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles            107876486                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                  8907132                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles              1841497                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles                655590                       # Number of cycles decode is squashing
-system.cpu0.decode.BranchResolved              626155                       # Number of times decode resolved a branch
-system.cpu0.decode.BranchMispred                29675                       # Number of times decode detected a branch misprediction
-system.cpu0.decode.DecodedInsts              64967024                       # Number of instructions handled by decode
-system.cpu0.decode.SquashedInsts                87739                       # Number of squashed instructions handled by decode
-system.cpu0.rename.SquashCycles                655590                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles                21855511                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles               78567360                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles      18275925                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                  9798485                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles             11102045                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts              62456562                       # Number of instructions processed by rename
-system.cpu0.rename.ROBFullEvents               201631                       # Number of times rename has blocked due to ROB full
-system.cpu0.rename.IQFullEvents               2042440                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents                306402                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents               7083961                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.RenamedOperands           42144620                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups             75447660                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups        75312247                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups           126226                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps             34366321                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                 7778299                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts           1457881                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts        236313                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                 12541674                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads            10026235                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores            6171298                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads          1512964                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores          977849                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                  55240015                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded            1897630                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                 53565100                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued            74212                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined        9657224                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined      4199823                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved       1322202                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples    140254918                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        0.381912                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       1.107336                       # Number of insts issued each cycle
+system.cpu0.fetch.rateDist::total           114866072                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.branchRate                 0.153844                       # Number of branch fetches per cycle
+system.cpu0.fetch.rate                       0.670296                       # Number of inst fetches per cycle
+system.cpu0.decode.IdleCycles                23249023                       # Number of cycles decode is idle
+system.cpu0.decode.BlockedCycles             79273649                       # Number of cycles decode is blocked
+system.cpu0.decode.RunCycles                  9681952                       # Number of cycles decode is running
+system.cpu0.decode.UnblockCycles              1921768                       # Number of cycles decode is unblocking
+system.cpu0.decode.SquashCycles                739679                       # Number of cycles decode is squashing
+system.cpu0.decode.BranchResolved              692177                       # Number of times decode resolved a branch
+system.cpu0.decode.BranchMispred                33362                       # Number of times decode detected a branch misprediction
+system.cpu0.decode.DecodedInsts              69931495                       # Number of instructions handled by decode
+system.cpu0.decode.SquashedInsts               102843                       # Number of squashed instructions handled by decode
+system.cpu0.rename.SquashCycles                739679                       # Number of cycles rename is squashing
+system.cpu0.rename.IdleCycles                24188488                       # Number of cycles rename is idle
+system.cpu0.rename.BlockCycles               52133494                       # Number of cycles rename is blocking
+system.cpu0.rename.serializeStallCycles      18507080                       # count of cycles rename stalled for serializing inst
+system.cpu0.rename.RunCycles                 10598824                       # Number of cycles rename is running
+system.cpu0.rename.UnblockCycles              8698505                       # Number of cycles rename is unblocking
+system.cpu0.rename.RenamedInsts              67143844                       # Number of instructions processed by rename
+system.cpu0.rename.ROBFullEvents               198929                       # Number of times rename has blocked due to ROB full
+system.cpu0.rename.IQFullEvents               2037542                       # Number of times rename has blocked due to IQ full
+system.cpu0.rename.LQFullEvents                235156                       # Number of times rename has blocked due to LQ full
+system.cpu0.rename.SQFullEvents               4634826                       # Number of times rename has blocked due to SQ full
+system.cpu0.rename.RenamedOperands           45210033                       # Number of destination operands rename has renamed
+system.cpu0.rename.RenameLookups             80787031                       # Number of register rename lookups that rename has made
+system.cpu0.rename.int_rename_lookups        80633489                       # Number of integer rename lookups
+system.cpu0.rename.fp_rename_lookups           143553                       # Number of floating rename lookups
+system.cpu0.rename.CommittedMaps             36399823                       # Number of HB maps that are committed
+system.cpu0.rename.UndoneMaps                 8810210                       # Number of HB maps that are undone due to squashing
+system.cpu0.rename.serializingInsts           1599007                       # count of serializing insts renamed
+system.cpu0.rename.tempSerializingInsts        262557                       # count of temporary serializing insts renamed
+system.cpu0.rename.skidInsts                 13124305                       # count of insts added to the skid buffer
+system.cpu0.memDep0.insertedLoads            10911287                       # Number of loads inserted to the mem dependence unit.
+system.cpu0.memDep0.insertedStores            6742479                       # Number of stores inserted to the mem dependence unit.
+system.cpu0.memDep0.conflictingLoads          1608349                       # Number of conflicting loads.
+system.cpu0.memDep0.conflictingStores         1040811                       # Number of conflicting stores.
+system.cpu0.iq.iqInstsAdded                  59252141                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu0.iq.iqNonSpecInstsAdded            2087306                       # Number of non-speculative instructions added to the IQ
+system.cpu0.iq.iqInstsIssued                 57311786                       # Number of instructions issued
+system.cpu0.iq.iqSquashedInstsIssued            84500                       # Number of squashed instructions issued
+system.cpu0.iq.iqSquashedInstsExamined       10900957                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu0.iq.iqSquashedOperandsExamined      4754694                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu0.iq.iqSquashedNonSpecRemoved       1456877                       # Number of squashed non-spec instructions that were removed
+system.cpu0.iq.issued_per_cycle::samples    114866072                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::mean        0.498944                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::stdev       1.243932                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0          118450817     84.45%     84.45% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1            9324559      6.65%     91.10% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2            3896910      2.78%     93.88% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3            2805800      2.00%     95.88% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4            2901850      2.07%     97.95% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5            1433856      1.02%     98.97% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::6             954902      0.68%     99.65% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::7             366563      0.26%     99.91% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::8             119661      0.09%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::0           91593251     79.74%     79.74% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::1            9917884      8.63%     88.37% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::2            4171968      3.63%     92.01% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::3            2987675      2.60%     94.61% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::4            3091850      2.69%     97.30% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::5            1551239      1.35%     98.65% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::6            1031605      0.90%     99.55% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::7             391084      0.34%     99.89% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::8             129516      0.11%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total      140254918                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::total      114866072                       # Number of insts issued each cycle
 system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu                 172960     16.73%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.73% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead                530801     51.33%     68.06% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite               330287     31.94%    100.00% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntAlu                 177618     15.88%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.88% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemRead                580154     51.88%     67.76% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemWrite               360585     32.24%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass             3306      0.01%      0.01% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu             36704403     68.52%     68.53% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult               56318      0.11%     68.63% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.63% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd              27375      0.05%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv               1652      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.69% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead            10076531     18.81%     87.50% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite            5896825     11.01%     98.51% # Type of FU issued
-system.cpu0.iq.FU_type_0::IprAccess            798690      1.49%    100.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::No_OpClass             3316      0.01%      0.01% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntAlu             38999657     68.05%     68.05% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntMult               59968      0.10%     68.16% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     68.16% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatAdd              28473      0.05%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatDiv               1656      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.21% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemRead            10921462     19.06%     87.27% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemWrite            6423481     11.21%     98.48% # Type of FU issued
+system.cpu0.iq.FU_type_0::IprAccess            873773      1.52%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total              53565100                       # Type of FU issued
-system.cpu0.iq.rate                          0.365631                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                    1034048                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.019305                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads         247915569                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes         66533789                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses     51792941                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads             577809                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes            279350                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses       262536                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses              54284218                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                 311624                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads          608466                       # Number of loads that had data forwarded from stores
+system.cpu0.iq.FU_type_0::total              57311786                       # Type of FU issued
+system.cpu0.iq.rate                          0.475165                       # Inst issue rate
+system.cpu0.iq.fu_busy_cnt                    1118357                       # FU busy when requested
+system.cpu0.iq.fu_busy_rate                  0.019514                       # FU busy rate (busy events/executed inst)
+system.cpu0.iq.int_inst_queue_reads         230030260                       # Number of integer instruction queue reads
+system.cpu0.iq.int_inst_queue_writes         71938879                       # Number of integer instruction queue writes
+system.cpu0.iq.int_inst_queue_wakeup_accesses     55311420                       # Number of integer instruction queue wakeup accesses
+system.cpu0.iq.fp_inst_queue_reads             662241                       # Number of floating instruction queue reads
+system.cpu0.iq.fp_inst_queue_writes            320414                       # Number of floating instruction queue writes
+system.cpu0.iq.fp_inst_queue_wakeup_accesses       300136                       # Number of floating instruction queue wakeup accesses
+system.cpu0.iq.int_alu_accesses              58069335                       # Number of integer alu accesses
+system.cpu0.iq.fp_alu_accesses                 357492                       # Number of floating point alu accesses
+system.cpu0.iew.lsq.thread0.forwLoads          651404                       # Number of loads that had data forwarded from stores
 system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads      2001818                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses         4069                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation        18629                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores       679305                       # Number of stores squashed
+system.cpu0.iew.lsq.thread0.squashedLoads      2319887                       # Number of loads squashed
+system.cpu0.iew.lsq.thread0.ignoredResponses         3968                       # Number of memory responses ignored because the instruction is squashed
+system.cpu0.iew.lsq.thread0.memOrderViolation        19302                       # Number of memory ordering violations
+system.cpu0.iew.lsq.thread0.squashedStores       772094                       # Number of stores squashed
 system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads        18387                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked       376944                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu0.iew.lsq.thread0.rescheduledLoads        18487                       # Number of loads that were rescheduled
+system.cpu0.iew.lsq.thread0.cacheBlocked       403076                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles                655590                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles               75078561                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles               955285                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts           60714699                       # Number of instructions dispatched to IQ
-system.cpu0.iew.iewDispSquashedInsts           160012                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts             10026235                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts             6171298                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts           1682472                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                 42874                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents               711273                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents         18629                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect        185912                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect       515422                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts              701334                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts             52870028                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts              9698038                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts           695072                       # Number of squashed instructions skipped in execute
+system.cpu0.iew.iewSquashCycles                739679                       # Number of cycles IEW is squashing
+system.cpu0.iew.iewBlockCycles               48919856                       # Number of cycles IEW is blocking
+system.cpu0.iew.iewUnblockCycles               836899                       # Number of cycles IEW is unblocking
+system.cpu0.iew.iewDispatchedInsts           65195890                       # Number of instructions dispatched to IQ
+system.cpu0.iew.iewDispSquashedInsts           175652                       # Number of squashed instructions skipped by dispatch
+system.cpu0.iew.iewDispLoadInsts             10911287                       # Number of dispatched load instructions
+system.cpu0.iew.iewDispStoreInsts             6742479                       # Number of dispatched store instructions
+system.cpu0.iew.iewDispNonSpecInsts           1850250                       # Number of dispatched non-speculative instructions
+system.cpu0.iew.iewIQFullEvents                 42611                       # Number of times the IQ has become full, causing a stall
+system.cpu0.iew.iewLSQFullEvents               592619                       # Number of times the LSQ has become full, causing a stall
+system.cpu0.iew.memOrderViolationEvents         19302                       # Number of memory order violations
+system.cpu0.iew.predictedTakenIncorrect        209624                       # Number of branches that were predicted taken incorrectly
+system.cpu0.iew.predictedNotTakenIncorrect       584555                       # Number of branches that were predicted not taken incorrectly
+system.cpu0.iew.branchMispredicts              794179                       # Number of branch mispredicts detected at execute
+system.cpu0.iew.iewExecutedInsts             56526207                       # Number of executed instructions
+system.cpu0.iew.iewExecLoadInsts             10495265                       # Number of load instructions executed
+system.cpu0.iew.iewExecSquashedInsts           785579                       # Number of squashed instructions skipped in execute
 system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                      3577054                       # number of nop insts executed
-system.cpu0.iew.exec_refs                    15531241                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches                 8401878                       # Number of branches executed
-system.cpu0.iew.exec_stores                   5833203                       # Number of stores executed
-system.cpu0.iew.exec_rate                    0.360886                       # Inst execution rate
-system.cpu0.iew.wb_sent                      52244753                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                     52055477                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                 26703720                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                 36905470                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      0.355326                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.723571                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts       10154720                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls         575428                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts           626255                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples    138489248                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     0.363854                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     1.249176                       # Number of insts commited each cycle
+system.cpu0.iew.exec_nop                      3856443                       # number of nop insts executed
+system.cpu0.iew.exec_refs                    16847340                       # number of memory reference insts executed
+system.cpu0.iew.exec_branches                 8962761                       # Number of branches executed
+system.cpu0.iew.exec_stores                   6352075                       # Number of stores executed
+system.cpu0.iew.exec_rate                    0.468652                       # Inst execution rate
+system.cpu0.iew.wb_sent                      55828896                       # cumulative count of insts sent to commit
+system.cpu0.iew.wb_count                     55611556                       # cumulative count of insts written-back
+system.cpu0.iew.wb_producers                 28259375                       # num instructions producing a value
+system.cpu0.iew.wb_consumers                 39130384                       # num instructions consuming a value
+system.cpu0.iew.wb_rate                      0.461068                       # insts written-back per cycle
+system.cpu0.iew.wb_fanout                    0.722185                       # average fanout of values written-back
+system.cpu0.commit.commitSquashedInsts       11491140                       # The number of squashed insts skipped by commit
+system.cpu0.commit.commitNonSpecStalls         630429                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu0.commit.branchMispredicts           709660                       # The number of times a branch was mispredicted
+system.cpu0.commit.committed_per_cycle::samples    112872616                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::mean     0.474349                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::stdev     1.409733                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0    120648787     87.12%     87.12% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1      7115506      5.14%     92.26% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2      3823437      2.76%     95.02% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3      2034446      1.47%     96.49% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4      1589267      1.15%     97.63% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5       580000      0.42%     98.05% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6       430694      0.31%     98.36% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7       453916      0.33%     98.69% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8      1813195      1.31%    100.00% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::0     93942624     83.23%     83.23% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::1      7580066      6.72%     89.94% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::2      4021065      3.56%     93.51% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::3      2150933      1.91%     95.41% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::4      1669707      1.48%     96.89% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::5       619428      0.55%     97.44% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::6       456360      0.40%     97.84% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::7       507616      0.45%     98.29% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::8      1924817      1.71%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total    138489248                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts            50389922                       # Number of instructions committed
-system.cpu0.commit.committedOps              50389922                       # Number of ops (including micro ops) committed
+system.cpu0.commit.committed_per_cycle::total    112872616                       # Number of insts commited each cycle
+system.cpu0.commit.committedInsts            53540971                       # Number of instructions committed
+system.cpu0.commit.committedOps              53540971                       # Number of ops (including micro ops) committed
 system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                      13516410                       # Number of memory references committed
-system.cpu0.commit.loads                      8024417                       # Number of loads committed
-system.cpu0.commit.membars                     195679                       # Number of memory barriers committed
-system.cpu0.commit.branches                   7630866                       # Number of branches committed
-system.cpu0.commit.fp_insts                    253714                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                 46654336                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls              644656                       # Number of function calls committed.
-system.cpu0.commit.op_class_0::No_OpClass      2912807      5.78%      5.78% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu        32876835     65.24%     71.03% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult          54961      0.11%     71.13% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.13% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd         26901      0.05%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv          1652      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.19% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead        8220096     16.31%     87.50% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite       5497981     10.91%     98.41% # Class of committed instruction
-system.cpu0.commit.op_class_0::IprAccess       798689      1.59%    100.00% # Class of committed instruction
+system.cpu0.commit.refs                      14561785                       # Number of memory references committed
+system.cpu0.commit.loads                      8591400                       # Number of loads committed
+system.cpu0.commit.membars                     215482                       # Number of memory barriers committed
+system.cpu0.commit.branches                   8090306                       # Number of branches committed
+system.cpu0.commit.fp_insts                    289534                       # Number of committed floating point instructions.
+system.cpu0.commit.int_insts                 49542263                       # Number of committed integer instructions.
+system.cpu0.commit.function_calls              699437                       # Number of function calls committed.
+system.cpu0.commit.op_class_0::No_OpClass      3105795      5.80%      5.80% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntAlu        34689949     64.79%     70.59% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntMult          58544      0.11%     70.70% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.70% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatAdd         28001      0.05%     70.75% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.75% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.75% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.75% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatDiv          1656      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.76% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemRead        8806882     16.45%     87.21% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemWrite       5976371     11.16%     98.37% # Class of committed instruction
+system.cpu0.commit.op_class_0::IprAccess       873773      1.63%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total         50389922                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events              1813195                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                   197034230                       # The number of ROB reads
-system.cpu0.rob.rob_writes                  122856265                       # The number of ROB writes
-system.cpu0.timesIdled                         490676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                        6245550                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.quiesceCycles                  3710936476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.committedInsts                   47480420                       # Number of Instructions Simulated
-system.cpu0.committedOps                     47480420                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              3.085492                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        3.085492                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              0.324097                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        0.324097                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads                69229174                       # number of integer regfile reads
-system.cpu0.int_regfile_writes               37925510                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                   125098                       # number of floating regfile reads
-system.cpu0.fp_regfile_writes                  133204                       # number of floating regfile writes
-system.cpu0.misc_regfile_reads                1692059                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes                801866                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements          1263704                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          506.064166                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           10905904                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          1264137                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs             8.627154                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle         36569500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   506.064166                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988407                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.988407                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          249                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         58069444                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        58069444                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data      6953524                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total        6953524                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      3586613                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total       3586613                       # number of WriteReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       178977                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       178977                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       184325                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       184325                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     10540137                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        10540137                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     10540137                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       10540137                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      1569058                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      1569058                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1703592                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1703592                       # number of WriteReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        20226                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        20226                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data         2959                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total         2959                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      3272650                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       3272650                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      3272650                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      3272650                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  54620758000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  54620758000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 110116261626                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total 110116261626                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    348212000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    348212000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     46063500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total     46063500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 164737019626                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 164737019626                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 164737019626                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 164737019626                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data      8522582                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total      8522582                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      5290205                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total      5290205                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       199203                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       199203                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       187284                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       187284                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     13812787                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     13812787                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     13812787                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     13812787                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.184106                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.184106                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.322028                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.322028                       # miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.101535                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.101535                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.015800                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.015800                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.236929                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.236929                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.236929                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.236929                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 34811.178427                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 34811.178427                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 64637.695895                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 64637.695895                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 17216.058539                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 17216.058539                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 15567.252450                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15567.252450                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50337.500077                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 50337.500077                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50337.500077                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 50337.500077                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs      6721817                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets        17671                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs           111036                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets            116                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.537276                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets   152.336207                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       741086                       # number of writebacks
-system.cpu0.dcache.writebacks::total           741086                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       559859                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       559859                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1449235                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      1449235                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         5567                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5567                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      2009094                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      2009094                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      2009094                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      2009094                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1009199                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      1009199                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       254357                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       254357                       # number of WriteReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        14659                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14659                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         2959                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total         2959                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      1263556                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      1263556                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      1263556                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      1263556                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         7031                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7031                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        10105                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        10105                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        17136                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        17136                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  43480023500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43480023500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  17474692057                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  17474692057                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    173733500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    173733500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     43104500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     43104500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  60954715557                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  60954715557                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  60954715557                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  60954715557                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1558946000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1558946000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1558946000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1558946000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.118415                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.118415                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.048081                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048081                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.073588                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.073588                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.015800                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.015800                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.091477                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.091477                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.091477                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.091477                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 43083.696575                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 43083.696575                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 68701.439540                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68701.439540                       # average WriteReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11851.661096                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11851.661096                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 14567.252450                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 14567.252450                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 48240.612650                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 48240.612650                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 48240.612650                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 48240.612650                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 221724.647987                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221724.647987                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 90974.906629                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 90974.906629                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements           911237                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          508.249711                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs            7675800                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs           911749                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs             8.418764                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      42368821500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.249711                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.992675                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.992675                       # Average percentage of cache occupancy
+system.cpu0.commit.op_class_0::total         53540971                       # Class of committed instruction
+system.cpu0.commit.bw_lim_events              1924817                       # number cycles where commit BW limit reached
+system.cpu0.rob.rob_reads                   175788251                       # The number of ROB reads
+system.cpu0.rob.rob_writes                  132059822                       # The number of ROB writes
+system.cpu0.timesIdled                         545123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu0.idleCycles                        5748465                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.quiesceCycles                  3696064399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.committedInsts                   50438489                       # Number of Instructions Simulated
+system.cpu0.committedOps                     50438489                       # Number of Ops (including micro ops) Simulated
+system.cpu0.cpi                              2.391319                       # CPI: Cycles Per Instruction
+system.cpu0.cpi_total                        2.391319                       # CPI: Total CPI of All Threads
+system.cpu0.ipc                              0.418179                       # IPC: Instructions Per Cycle
+system.cpu0.ipc_total                        0.418179                       # IPC: Total IPC of All Threads
+system.cpu0.int_regfile_reads                73773620                       # number of integer regfile reads
+system.cpu0.int_regfile_writes               40428970                       # number of integer regfile writes
+system.cpu0.fp_regfile_reads                   142673                       # number of floating regfile reads
+system.cpu0.fp_regfile_writes                  153221                       # number of floating regfile writes
+system.cpu0.misc_regfile_reads                1866400                       # number of misc regfile reads
+system.cpu0.misc_regfile_writes                877434                       # number of misc regfile writes
+system.cpu0.dcache.tags.replacements          1337856                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          505.906059                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           11855471                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          1338256                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs             8.858896                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle         26822500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   505.906059                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988098                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.988098                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses         62973100                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        62973100                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data      7528886                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total        7528886                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      3919891                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total       3919891                       # number of WriteReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       201495                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       201495                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       204000                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       204000                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     11448777                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        11448777                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     11448777                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       11448777                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      1699683                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      1699683                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1831149                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      1831149                       # number of WriteReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        21973                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        21973                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data          873                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total          873                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      3530832                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       3530832                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      3530832                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      3530832                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  40671315500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  40671315500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  77312811875                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  77312811875                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    331728000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    331728000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      6457500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total      6457500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 117984127375                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 117984127375                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 117984127375                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 117984127375                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data      9228569                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total      9228569                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      5751040                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total      5751040                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       223468                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       223468                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       204873                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       204873                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     14979609                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     14979609                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     14979609                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     14979609                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.184176                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.184176                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.318403                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.318403                       # miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.098327                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.098327                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.004261                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.004261                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.235709                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.235709                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.235709                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.235709                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 23928.765246                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 23928.765246                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 42220.928977                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 42220.928977                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15097.073681                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15097.073681                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7396.907216                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7396.907216                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33415.389737                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 33415.389737                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33415.389737                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 33415.389737                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs      4312836                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets         8080                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs           119422                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets            127                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    36.114250                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    63.622047                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks       792748                       # number of writebacks
+system.cpu0.dcache.writebacks::total           792748                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       643460                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       643460                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1557660                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      1557660                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         6525                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6525                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      2201120                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      2201120                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      2201120                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      2201120                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1056223                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      1056223                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       273489                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       273489                       # number of WriteReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        15448                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total        15448                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          873                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total          873                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      1329712                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      1329712                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      1329712                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      1329712                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         7053                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7053                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data         9807                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total         9807                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        16860                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        16860                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  30297527500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  30297527500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12178891856                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12178891856                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    190480500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    190480500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      5584500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5584500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  42476419356                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  42476419356                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  42476419356                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  42476419356                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1570178500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1570178500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1570178500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1570178500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.114451                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.114451                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.047555                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.047555                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.069128                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.069128                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.004261                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.004261                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.088768                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.088768                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.088768                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.088768                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 28684.782948                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28684.782948                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 44531.560158                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44531.560158                       # average WriteReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12330.431124                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12330.431124                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  6396.907216                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6396.907216                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 31944.074624                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 31944.074624                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 31944.074624                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 31944.074624                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222625.620303                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222625.620303                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 93130.397390                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 93130.397390                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1021310                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          509.519684                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs            8197716                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1021822                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs             8.022646                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      28452447500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   509.519684                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.995156                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.995156                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          316                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          492                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses          9554008                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses         9554008                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst      7675800                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total        7675800                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst      7675800                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total         7675800                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst      7675800                       # number of overall hits
-system.cpu0.icache.overall_hits::total        7675800                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       966240                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total       966240                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       966240                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total        966240                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       966240                       # number of overall misses
-system.cpu0.icache.overall_misses::total       966240                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14731064486                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  14731064486                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  14731064486                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  14731064486                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  14731064486                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  14731064486                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst      8642040                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total      8642040                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst      8642040                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total      8642040                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst      8642040                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total      8642040                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.111807                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.111807                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.111807                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.111807                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.111807                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.111807                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15245.761391                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 15245.761391                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15245.761391                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 15245.761391                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15245.761391                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 15245.761391                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs        11439                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses         10303980                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        10303980                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst      8197716                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total        8197716                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst      8197716                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total         8197716                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst      8197716                       # number of overall hits
+system.cpu0.icache.overall_hits::total        8197716                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1084226                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1084226                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1084226                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1084226                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1084226                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1084226                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  15369093993                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  15369093993                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  15369093993                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  15369093993                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  15369093993                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  15369093993                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst      9281942                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total      9281942                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst      9281942                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total      9281942                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst      9281942                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total      9281942                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.116810                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.116810                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.116810                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.116810                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.116810                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.116810                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14175.175649                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 14175.175649                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14175.175649                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 14175.175649                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14175.175649                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 14175.175649                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs         5565                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs              347                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs              223                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.965418                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    24.955157                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks       911237                       # number of writebacks
-system.cpu0.icache.writebacks::total           911237                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        54272                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total        54272                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst        54272                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total        54272                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst        54272                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total        54272                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       911968                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total       911968                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst       911968                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total       911968                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst       911968                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total       911968                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  12931897989                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  12931897989                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  12931897989                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  12931897989                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  12931897989                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  12931897989                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.105527                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.105527                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.105527                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.105527                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.105527                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.105527                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14180.210258                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14180.210258                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14180.210258                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 14180.210258                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14180.210258                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 14180.210258                       # average overall mshr miss latency
-system.cpu1.branchPred.lookups                4129053                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted          3551647                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect           103168                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups             2303722                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits                 822541                       # Number of BTB hits
+system.cpu0.icache.writebacks::writebacks      1021310                       # number of writebacks
+system.cpu0.icache.writebacks::total          1021310                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        62188                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total        62188                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu0.inst        62188                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total        62188                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu0.inst        62188                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total        62188                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1022038                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1022038                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      1022038                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1022038                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      1022038                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1022038                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  13659780995                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  13659780995                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  13659780995                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  13659780995                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  13659780995                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  13659780995                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.110110                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110110                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.110110                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.110110                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.110110                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.110110                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13365.237883                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13365.237883                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13365.237883                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 13365.237883                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13365.237883                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 13365.237883                       # average overall mshr miss latency
+system.cpu1.branchPred.lookups                2642221                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted          2286827                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect            62241                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups             1292185                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits                 477042                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            35.704872                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS                 211273                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect              8217                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups        1287279                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits            153619                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses         1133660                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted        37557                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            36.917469                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS                 126491                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect              4205                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups         709163                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits            105030                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses          604133                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted        17634                       # Number of mispredicted indirect branches.
 system.cpu1.dtb.fetch_hits                          0                       # ITB hits
 system.cpu1.dtb.fetch_misses                        0                       # ITB misses
 system.cpu1.dtb.fetch_acv                           0                       # ITB acv
 system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.read_hits                     2247369                       # DTB read hits
-system.cpu1.dtb.read_misses                     13283                       # DTB read misses
-system.cpu1.dtb.read_acv                           72                       # DTB read access violations
-system.cpu1.dtb.read_accesses                  382556                       # DTB read accesses
-system.cpu1.dtb.write_hits                    1356336                       # DTB write hits
-system.cpu1.dtb.write_misses                     3091                       # DTB write misses
-system.cpu1.dtb.write_acv                          71                       # DTB write access violations
-system.cpu1.dtb.write_accesses                 152961                       # DTB write accesses
-system.cpu1.dtb.data_hits                     3603705                       # DTB hits
-system.cpu1.dtb.data_misses                     16374                       # DTB misses
-system.cpu1.dtb.data_acv                          143                       # DTB access violations
-system.cpu1.dtb.data_accesses                  535517                       # DTB accesses
-system.cpu1.itb.fetch_hits                     615373                       # ITB hits
-system.cpu1.itb.fetch_misses                     3011                       # ITB misses
-system.cpu1.itb.fetch_acv                         117                       # ITB acv
-system.cpu1.itb.fetch_accesses                 618384                       # ITB accesses
+system.cpu1.dtb.read_hits                     1454361                       # DTB read hits
+system.cpu1.dtb.read_misses                     11674                       # DTB read misses
+system.cpu1.dtb.read_acv                           55                       # DTB read access violations
+system.cpu1.dtb.read_accesses                  336696                       # DTB read accesses
+system.cpu1.dtb.write_hits                     804644                       # DTB write hits
+system.cpu1.dtb.write_misses                     2787                       # DTB write misses
+system.cpu1.dtb.write_acv                          46                       # DTB write access violations
+system.cpu1.dtb.write_accesses                 125975                       # DTB write accesses
+system.cpu1.dtb.data_hits                     2259005                       # DTB hits
+system.cpu1.dtb.data_misses                     14461                       # DTB misses
+system.cpu1.dtb.data_acv                          101                       # DTB access violations
+system.cpu1.dtb.data_accesses                  462671                       # DTB accesses
+system.cpu1.itb.fetch_hits                     472443                       # ITB hits
+system.cpu1.itb.fetch_misses                     2661                       # ITB misses
+system.cpu1.itb.fetch_acv                          95                       # ITB acv
+system.cpu1.itb.fetch_accesses                 475104                       # ITB accesses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.read_acv                            0                       # DTB read access violations
@@ -954,558 +966,567 @@ system.cpu1.itb.data_hits                           0                       # DT
 system.cpu1.itb.data_misses                         0                       # DTB misses
 system.cpu1.itb.data_acv                            0                       # DTB access violations
 system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.numCycles                        16726806                       # number of cpu cycles simulated
+system.cpu1.numCycles                        10299543                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles           6696452                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                      16370488                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                    4129053                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches           1187433                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                      8741861                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles                 347188                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.MiscStallCycles               25893                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.PendingTrapStallCycles        58137                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.PendingQuiesceStallCycles        49356                       # Number of stall cycles due to pending quiesce instructions
-system.cpu1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
-system.cpu1.fetch.CacheLines                  1820963                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes                76422                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.rateDist::samples          15745356                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             1.039703                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            2.449166                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.icacheStallCycles           3708105                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu1.fetch.Insts                      10416725                       # Number of instructions fetch has processed
+system.cpu1.fetch.Branches                    2642221                       # Number of branches that fetch encountered
+system.cpu1.fetch.predictedBranches            708563                       # Number of branches that fetch has predicted taken
+system.cpu1.fetch.Cycles                      5867887                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu1.fetch.SquashCycles                 223660                       # Number of cycles fetch has spent squashing
+system.cpu1.fetch.MiscStallCycles               23709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu1.fetch.PendingTrapStallCycles        51632                       # Number of stall cycles due to pending traps
+system.cpu1.fetch.PendingQuiesceStallCycles        40219                       # Number of stall cycles due to pending quiesce instructions
+system.cpu1.fetch.IcacheWaitRetryStallCycles           39                       # Number of stall cycles due to full MSHR
+system.cpu1.fetch.CacheLines                  1189367                       # Number of cache lines fetched
+system.cpu1.fetch.IcacheSquashes                46143                       # Number of outstanding Icache misses that were squashed
+system.cpu1.fetch.rateDist::samples           9803421                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::mean             1.062560                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::stdev            2.469546                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0                12876670     81.78%     81.78% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1                  185062      1.18%     82.96% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                  297924      1.89%     84.85% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3                  209767      1.33%     86.18% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::4                  372753      2.37%     88.55% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::5                  143050      0.91%     89.46% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::6                  159866      1.02%     90.47% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::7                  207293      1.32%     91.79% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::8                 1292971      8.21%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::0                 7976409     81.36%     81.36% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::1                   98791      1.01%     82.37% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::2                  205509      2.10%     84.47% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::3                  143569      1.46%     85.93% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::4                  244577      2.49%     88.43% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::5                   96035      0.98%     89.41% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::6                  110446      1.13%     90.53% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::7                   69630      0.71%     91.24% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::8                  858455      8.76%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total            15745356                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.246852                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       0.978698                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles                 5498623                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles              7777976                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                  2045729                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles               256320                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles                166707                       # Number of cycles decode is squashing
-system.cpu1.decode.BranchResolved              143442                       # Number of times decode resolved a branch
-system.cpu1.decode.BranchMispred                 7016                       # Number of times decode detected a branch misprediction
-system.cpu1.decode.DecodedInsts              13354105                       # Number of instructions handled by decode
-system.cpu1.decode.SquashedInsts                22028                       # Number of squashed instructions handled by decode
-system.cpu1.rename.SquashCycles                166707                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles                 5670233                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles                 826473                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles       5769862                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                  2131801                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles              1180278                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts              12651091                       # Number of instructions processed by rename
-system.cpu1.rename.ROBFullEvents                 3750                       # Number of times rename has blocked due to ROB full
-system.cpu1.rename.IQFullEvents                 88341                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents                 32960                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.SQFullEvents                615086                       # Number of times rename has blocked due to SQ full
-system.cpu1.rename.RenamedOperands            8374295                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups             15046844                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups        14984377                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups            56291                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps              6609856                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                 1764431                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts            476570                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts         48769                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                  2080322                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads             2346654                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores            1454994                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads           292964                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores          152733                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                  11085695                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded             541496                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                 10671183                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued            25309                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined        2321405                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined      1075261                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved        398456                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples     15745356                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        0.677735                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       1.406788                       # Number of insts issued each cycle
+system.cpu1.fetch.rateDist::total             9803421                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.branchRate                 0.256538                       # Number of branch fetches per cycle
+system.cpu1.fetch.rate                       1.011377                       # Number of inst fetches per cycle
+system.cpu1.decode.IdleCycles                 3120035                       # Number of cycles decode is idle
+system.cpu1.decode.BlockedCycles              5128574                       # Number of cycles decode is blocked
+system.cpu1.decode.RunCycles                  1274002                       # Number of cycles decode is running
+system.cpu1.decode.UnblockCycles               173173                       # Number of cycles decode is unblocking
+system.cpu1.decode.SquashCycles                107636                       # Number of cycles decode is squashing
+system.cpu1.decode.BranchResolved               84669                       # Number of times decode resolved a branch
+system.cpu1.decode.BranchMispred                 4317                       # Number of times decode detected a branch misprediction
+system.cpu1.decode.DecodedInsts               8395667                       # Number of instructions handled by decode
+system.cpu1.decode.SquashedInsts                13790                       # Number of squashed instructions handled by decode
+system.cpu1.rename.SquashCycles                107636                       # Number of cycles rename is squashing
+system.cpu1.rename.IdleCycles                 3236399                       # Number of cycles rename is idle
+system.cpu1.rename.BlockCycles                 505262                       # Number of cycles rename is blocking
+system.cpu1.rename.serializeStallCycles       3781107                       # count of cycles rename stalled for serializing inst
+system.cpu1.rename.RunCycles                  1330090                       # Number of cycles rename is running
+system.cpu1.rename.UnblockCycles               842925                       # Number of cycles rename is unblocking
+system.cpu1.rename.RenamedInsts               7927045                       # Number of instructions processed by rename
+system.cpu1.rename.ROBFullEvents                  866                       # Number of times rename has blocked due to ROB full
+system.cpu1.rename.IQFullEvents                 80988                       # Number of times rename has blocked due to IQ full
+system.cpu1.rename.LQFullEvents                 18891                       # Number of times rename has blocked due to LQ full
+system.cpu1.rename.SQFullEvents                445625                       # Number of times rename has blocked due to SQ full
+system.cpu1.rename.RenamedOperands            5308652                       # Number of destination operands rename has renamed
+system.cpu1.rename.RenameLookups              9558760                       # Number of register rename lookups that rename has made
+system.cpu1.rename.int_rename_lookups         9526496                       # Number of integer rename lookups
+system.cpu1.rename.fp_rename_lookups            27580                       # Number of floating rename lookups
+system.cpu1.rename.CommittedMaps              4111841                       # Number of HB maps that are committed
+system.cpu1.rename.UndoneMaps                 1196803                       # Number of HB maps that are undone due to squashing
+system.cpu1.rename.serializingInsts            316905                       # count of serializing insts renamed
+system.cpu1.rename.tempSerializingInsts         22710                       # count of temporary serializing insts renamed
+system.cpu1.rename.skidInsts                  1429971                       # count of insts added to the skid buffer
+system.cpu1.memDep0.insertedLoads             1508631                       # Number of loads inserted to the mem dependence unit.
+system.cpu1.memDep0.insertedStores             873340                       # Number of stores inserted to the mem dependence unit.
+system.cpu1.memDep0.conflictingLoads           185286                       # Number of conflicting loads.
+system.cpu1.memDep0.conflictingStores          107493                       # Number of conflicting stores.
+system.cpu1.iq.iqInstsAdded                   6977977                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu1.iq.iqNonSpecInstsAdded             344578                       # Number of non-speculative instructions added to the IQ
+system.cpu1.iq.iqInstsIssued                  6652421                       # Number of instructions issued
+system.cpu1.iq.iqSquashedInstsIssued            19333                       # Number of squashed instructions issued
+system.cpu1.iq.iqSquashedInstsExamined        1592530                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu1.iq.iqSquashedOperandsExamined       796148                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu1.iq.iqSquashedNonSpecRemoved        266679                       # Number of squashed non-spec instructions that were removed
+system.cpu1.iq.issued_per_cycle::samples      9803421                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::mean        0.678582                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::stdev       1.403550                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0           11382155     72.29%     72.29% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1            1870956     11.88%     84.17% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2             802175      5.09%     89.27% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3             575742      3.66%     92.92% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4             534921      3.40%     96.32% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5             285738      1.81%     98.13% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::6             185455      1.18%     99.31% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::7              78165      0.50%     99.81% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::8              30049      0.19%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::0            7053571     71.95%     71.95% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::1            1194265     12.18%     84.13% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::2             509519      5.20%     89.33% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::3             375157      3.83%     93.16% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::4             322481      3.29%     96.45% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::5             169260      1.73%     98.17% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::6              99294      1.01%     99.19% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::7              57333      0.58%     99.77% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::8              22541      0.23%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total       15745356                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::total        9803421                       # Number of insts issued each cycle
 system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu                  27488      9.05%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                     0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                      0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      9.05% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead                170713     56.19%     65.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite               105586     34.76%    100.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntAlu                  24978     11.96%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntMult                     0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntDiv                      0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatMult                   0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMult                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShift                   0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     11.96% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemRead                116023     55.55%     67.51% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemWrite                67859     32.49%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.FU_type_0::No_OpClass             3991      0.04%      0.04% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu              6611083     61.95%     61.99% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult               16524      0.15%     62.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     62.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd              12068      0.11%     62.26% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.26% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.26% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.26% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv               1990      0.02%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.28% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead             2360403     22.12%     84.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite            1384355     12.97%     97.37% # Type of FU issued
-system.cpu1.iq.FU_type_0::IprAccess            280769      2.63%    100.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::No_OpClass             3973      0.06%      0.06% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntAlu              4085085     61.41%     61.47% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntMult               10572      0.16%     61.63% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.63% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatAdd              10292      0.15%     61.78% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.78% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.78% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.78% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatDiv               1986      0.03%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.81% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemRead             1521104     22.87%     84.68% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemWrite             824727     12.40%     97.07% # Type of FU issued
+system.cpu1.iq.FU_type_0::IprAccess            194682      2.93%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total              10671183                       # Type of FU issued
-system.cpu1.iq.rate                          0.637969                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                     303787                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.028468                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads          37199457                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes         13849868                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses     10195275                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads             217360                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes            103372                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses       100900                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses              10854739                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                 116240                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads          112250                       # Number of loads that had data forwarded from stores
+system.cpu1.iq.FU_type_0::total               6652421                       # Type of FU issued
+system.cpu1.iq.rate                          0.645895                       # Inst issue rate
+system.cpu1.iq.fu_busy_cnt                     208860                       # FU busy when requested
+system.cpu1.iq.fu_busy_rate                  0.031396                       # FU busy rate (busy events/executed inst)
+system.cpu1.iq.int_inst_queue_reads          23247701                       # Number of integer instruction queue reads
+system.cpu1.iq.int_inst_queue_writes          8874149                       # Number of integer instruction queue writes
+system.cpu1.iq.int_inst_queue_wakeup_accesses      6353252                       # Number of integer instruction queue wakeup accesses
+system.cpu1.iq.fp_inst_queue_reads              88754                       # Number of floating instruction queue reads
+system.cpu1.iq.fp_inst_queue_writes             44866                       # Number of floating instruction queue writes
+system.cpu1.iq.fp_inst_queue_wakeup_accesses        42405                       # Number of floating instruction queue wakeup accesses
+system.cpu1.iq.int_alu_accesses               6811194                       # Number of integer alu accesses
+system.cpu1.iq.fp_alu_accesses                  46114                       # Number of floating point alu accesses
+system.cpu1.iew.lsq.thread0.forwLoads           75849                       # Number of loads that had data forwarded from stores
 system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads       494389                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses         1075                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation         4794                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores       168808                       # Number of stores squashed
+system.cpu1.iew.lsq.thread0.squashedLoads       328260                       # Number of loads squashed
+system.cpu1.iew.lsq.thread0.ignoredResponses          949                       # Number of memory responses ignored because the instruction is squashed
+system.cpu1.iew.lsq.thread0.memOrderViolation         4058                       # Number of memory ordering violations
+system.cpu1.iew.lsq.thread0.squashedStores       119869                       # Number of stores squashed
 system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads          442                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked        89761                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu1.iew.lsq.thread0.rescheduledLoads          415                       # Number of loads that were rescheduled
+system.cpu1.iew.lsq.thread0.cacheBlocked        72546                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles                166707                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles                 440216                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles               341566                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts           12247032                       # Number of instructions dispatched to IQ
-system.cpu1.iew.iewDispSquashedInsts            53191                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts              2346654                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts             1454994                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts            491166                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                  5461                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents               335179                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents          4794                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect         42007                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect       137108                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts              179115                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts             10495256                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts              2269179                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts           175926                       # Number of squashed instructions skipped in execute
+system.cpu1.iew.iewSquashCycles                107636                       # Number of cycles IEW is squashing
+system.cpu1.iew.iewBlockCycles                 325014                       # Number of cycles IEW is blocking
+system.cpu1.iew.iewUnblockCycles               147509                       # Number of cycles IEW is unblocking
+system.cpu1.iew.iewDispatchedInsts            7654698                       # Number of instructions dispatched to IQ
+system.cpu1.iew.iewDispSquashedInsts            36160                       # Number of squashed instructions skipped by dispatch
+system.cpu1.iew.iewDispLoadInsts              1508631                       # Number of dispatched load instructions
+system.cpu1.iew.iewDispStoreInsts              873340                       # Number of dispatched store instructions
+system.cpu1.iew.iewDispNonSpecInsts            319432                       # Number of dispatched non-speculative instructions
+system.cpu1.iew.iewIQFullEvents                  4857                       # Number of times the IQ has become full, causing a stall
+system.cpu1.iew.iewLSQFullEvents               141756                       # Number of times the LSQ has become full, causing a stall
+system.cpu1.iew.memOrderViolationEvents          4058                       # Number of memory order violations
+system.cpu1.iew.predictedTakenIncorrect         24786                       # Number of branches that were predicted taken incorrectly
+system.cpu1.iew.predictedNotTakenIncorrect        89639                       # Number of branches that were predicted not taken incorrectly
+system.cpu1.iew.branchMispredicts              114425                       # Number of branch mispredicts detected at execute
+system.cpu1.iew.iewExecutedInsts              6540293                       # Number of executed instructions
+system.cpu1.iew.iewExecLoadInsts              1470121                       # Number of load instructions executed
+system.cpu1.iew.iewExecSquashedInsts           112127                       # Number of squashed instructions skipped in execute
 system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                       619841                       # number of nop insts executed
-system.cpu1.iew.exec_refs                     3634984                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches                 1567515                       # Number of branches executed
-system.cpu1.iew.exec_stores                   1365805                       # Number of stores executed
-system.cpu1.iew.exec_rate                    0.627451                       # Inst execution rate
-system.cpu1.iew.wb_sent                      10344393                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                     10296175                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                  4904906                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                  6922372                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      0.615549                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.708559                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts        2337439                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls         143040                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts           155210                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples     15327667                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     0.637432                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     1.616488                       # Number of insts commited each cycle
+system.cpu1.iew.exec_nop                       332143                       # number of nop insts executed
+system.cpu1.iew.exec_refs                     2281164                       # number of memory reference insts executed
+system.cpu1.iew.exec_branches                  956130                       # Number of branches executed
+system.cpu1.iew.exec_stores                    811043                       # Number of stores executed
+system.cpu1.iew.exec_rate                    0.635008                       # Inst execution rate
+system.cpu1.iew.wb_sent                       6430736                       # cumulative count of insts sent to commit
+system.cpu1.iew.wb_count                      6395657                       # cumulative count of insts written-back
+system.cpu1.iew.wb_producers                  3121788                       # num instructions producing a value
+system.cpu1.iew.wb_consumers                  4363189                       # num instructions consuming a value
+system.cpu1.iew.wb_rate                      0.620965                       # insts written-back per cycle
+system.cpu1.iew.wb_fanout                    0.715483                       # average fanout of values written-back
+system.cpu1.commit.commitSquashedInsts        1558734                       # The number of squashed insts skipped by commit
+system.cpu1.commit.commitNonSpecStalls          77899                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu1.commit.branchMispredicts            97361                       # The number of times a branch was mispredicted
+system.cpu1.commit.committed_per_cycle::samples      9525282                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::mean     0.626287                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::stdev     1.584809                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0     11807980     77.04%     77.04% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1      1622081     10.58%     87.62% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2       578152      3.77%     91.39% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3       357481      2.33%     93.72% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4       274261      1.79%     95.51% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5       117588      0.77%     96.28% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6       104376      0.68%     96.96% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7       117710      0.77%     97.73% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8       348038      2.27%    100.00% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::0      7314942     76.80%     76.80% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::1      1051446     11.04%     87.83% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::2       355573      3.73%     91.57% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::3       228997      2.40%     93.97% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::4       163534      1.72%     95.69% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::5        72316      0.76%     96.45% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::6        75781      0.80%     97.24% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::7        55973      0.59%     97.83% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::8       206720      2.17%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total     15327667                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts             9770342                       # Number of instructions committed
-system.cpu1.commit.committedOps               9770342                       # Number of ops (including micro ops) committed
+system.cpu1.commit.committed_per_cycle::total      9525282                       # Number of insts commited each cycle
+system.cpu1.commit.committedInsts             5965556                       # Number of instructions committed
+system.cpu1.commit.committedOps               5965556                       # Number of ops (including micro ops) committed
 system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                       3138451                       # Number of memory references committed
-system.cpu1.commit.loads                      1852265                       # Number of loads committed
-system.cpu1.commit.membars                      45725                       # Number of memory barriers committed
-system.cpu1.commit.branches                   1397481                       # Number of branches committed
-system.cpu1.commit.fp_insts                     99132                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                  9064844                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls              152839                       # Number of function calls committed.
-system.cpu1.commit.op_class_0::No_OpClass       468541      4.80%      4.80% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu         5805964     59.42%     64.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult          16275      0.17%     64.39% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv               0      0.00%     64.39% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd         12061      0.12%     64.51% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.51% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.51% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.51% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv          1990      0.02%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.53% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead        1897990     19.43%     83.96% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite       1286752     13.17%     97.13% # Class of committed instruction
-system.cpu1.commit.op_class_0::IprAccess       280769      2.87%    100.00% # Class of committed instruction
+system.cpu1.commit.refs                       1933842                       # Number of memory references committed
+system.cpu1.commit.loads                      1180371                       # Number of loads committed
+system.cpu1.commit.membars                      21608                       # Number of memory barriers committed
+system.cpu1.commit.branches                    842250                       # Number of branches committed
+system.cpu1.commit.fp_insts                     40666                       # Number of committed floating point instructions.
+system.cpu1.commit.int_insts                  5575941                       # Number of committed integer instructions.
+system.cpu1.commit.function_calls               91630                       # Number of function calls committed.
+system.cpu1.commit.op_class_0::No_OpClass       239508      4.01%      4.01% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntAlu         3553035     59.56%     63.57% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntMult          10403      0.17%     63.75% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntDiv               0      0.00%     63.75% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatAdd         10285      0.17%     63.92% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.92% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.92% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.92% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatDiv          1986      0.03%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.95% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemRead        1201979     20.15%     84.10% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemWrite        753678     12.63%     96.74% # Class of committed instruction
+system.cpu1.commit.op_class_0::IprAccess       194682      3.26%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total          9770342                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events               348038                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                    26989101                       # The number of ROB reads
-system.cpu1.rob.rob_writes                   24630830                       # The number of ROB writes
-system.cpu1.timesIdled                         131471                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                         981450                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                  3841428948                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                    9305781                       # Number of Instructions Simulated
-system.cpu1.committedOps                      9305781                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              1.797464                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        1.797464                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              0.556339                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        0.556339                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads                13488576                       # number of integer regfile reads
-system.cpu1.int_regfile_writes                7349661                       # number of integer regfile writes
-system.cpu1.fp_regfile_reads                    55714                       # number of floating regfile reads
-system.cpu1.fp_regfile_writes                   55051                       # number of floating regfile writes
-system.cpu1.misc_regfile_reads                 538402                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes                228232                       # number of misc regfile writes
-system.cpu1.dcache.tags.replacements           120114                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          486.559727                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs            2854712                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs           120626                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            23.665810                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle      62007957000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   486.559727                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.950312                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.950312                       # Average percentage of cache occupancy
+system.cpu1.commit.op_class_0::total          5965556                       # Class of committed instruction
+system.cpu1.commit.bw_lim_events               206720                       # number cycles where commit BW limit reached
+system.cpu1.rob.rob_reads                    16752551                       # The number of ROB reads
+system.cpu1.rob.rob_writes                   15324043                       # The number of ROB writes
+system.cpu1.timesIdled                          69166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu1.idleCycles                         496122                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles                  3807004634                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.committedInsts                    5730020                       # Number of Instructions Simulated
+system.cpu1.committedOps                      5730020                       # Number of Ops (including micro ops) Simulated
+system.cpu1.cpi                              1.797471                       # CPI: Cycles Per Instruction
+system.cpu1.cpi_total                        1.797471                       # CPI: Total CPI of All Threads
+system.cpu1.ipc                              0.556337                       # IPC: Instructions Per Cycle
+system.cpu1.ipc_total                        0.556337                       # IPC: Total IPC of All Threads
+system.cpu1.int_regfile_reads                 8470716                       # number of integer regfile reads
+system.cpu1.int_regfile_writes                4619691                       # number of integer regfile writes
+system.cpu1.fp_regfile_reads                    26922                       # number of floating regfile reads
+system.cpu1.fp_regfile_writes                   25344                       # number of floating regfile writes
+system.cpu1.misc_regfile_reads                 302216                       # number of misc regfile reads
+system.cpu1.misc_regfile_writes                137559                       # number of misc regfile writes
+system.cpu1.dcache.tags.replacements            64410                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          463.614906                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs            1794834                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs            64922                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            27.646006                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle     1880101020500                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   463.614906                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.905498                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.905498                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0          220                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          222                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
 system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         13510694                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        13510694                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data      1801260                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total        1801260                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data       972413                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total        972413                       # number of WriteReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        37246                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total        37246                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        33039                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        33039                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data      2773673                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total         2773673                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data      2773673                       # number of overall hits
-system.cpu1.dcache.overall_hits::total        2773673                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data       221542                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total       221542                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data       271468                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total       271468                       # number of WriteReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         5109                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total         5109                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data         3089                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total         3089                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       493010                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        493010                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       493010                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       493010                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2936746000                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total   2936746000                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  12570320655                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total  12570320655                       # number of WriteReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     51167000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total     51167000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     47352500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total     47352500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data  15507066655                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total  15507066655                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data  15507066655                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total  15507066655                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data      2022802                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total      2022802                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      1243881                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      1243881                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        42355                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total        42355                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        36128                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total        36128                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data      3266683                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total      3266683                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data      3266683                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total      3266683                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.109522                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.109522                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.218243                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.218243                       # miss rate for WriteReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.120623                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.120623                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.085502                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.085502                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.150921                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.150921                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.150921                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.150921                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 13255.933412                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 13255.933412                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 46304.981269                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 46304.981269                       # average WriteReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10015.071443                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10015.071443                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 15329.394626                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15329.394626                       # average StoreCondReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 31453.858248                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 31453.858248                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 31453.858248                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 31453.858248                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs       759613                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets         1583                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs            22564                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets             12                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs    33.664820                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets   131.916667                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks        79554                       # number of writebacks
-system.cpu1.dcache.writebacks::total            79554                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       136401                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total       136401                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       226329                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total       226329                       # number of WriteReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          689                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total          689                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data       362730                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total       362730                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data       362730                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total       362730                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        85141                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total        85141                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        45139                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total        45139                       # number of WriteReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         4420                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4420                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         3085                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total         3085                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data       130280                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total       130280                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data       130280                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total       130280                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data          162                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total          162                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2990                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2990                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         3152                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3152                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1075350000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1075350000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2078906462                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2078906462                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     39137500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     39137500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     44267500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     44267500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3154256462                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total   3154256462                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3154256462                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total   3154256462                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     32176000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     32176000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     32176000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total     32176000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.042091                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.042091                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036289                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036289                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.104356                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.104356                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.085391                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.085391                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.039881                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.039881                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.039881                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.039881                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12630.225156                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12630.225156                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46055.660560                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 46055.660560                       # average WriteReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  8854.638009                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8854.638009                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14349.270665                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14349.270665                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 24211.363694                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24211.363694                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 24211.363694                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24211.363694                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 198617.283951                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 198617.283951                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 10208.121827                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 10208.121827                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements           244089                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          469.435893                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs            1565201                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs           244601                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs             6.398997                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     1896682174500                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   469.435893                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.916867                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.916867                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          430                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses          2065632                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses         2065632                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst      1565201                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total        1565201                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst      1565201                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total         1565201                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst      1565201                       # number of overall hits
-system.cpu1.icache.overall_hits::total        1565201                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst       255762                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total       255762                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst       255762                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total        255762                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst       255762                       # number of overall misses
-system.cpu1.icache.overall_misses::total       255762                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   3690348499                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total   3690348499                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst   3690348499                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total   3690348499                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst   3690348499                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total   3690348499                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst      1820963                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total      1820963                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst      1820963                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total      1820963                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst      1820963                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total      1820963                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.140454                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.140454                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.140454                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.140454                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.140454                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.140454                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14428.838135                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 14428.838135                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14428.838135                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 14428.838135                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14428.838135                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 14428.838135                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs          721                       # number of cycles access was blocked
+system.cpu1.dcache.tags.tag_accesses          8336582                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses         8336582                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data      1188882                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total        1188882                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data       570377                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total        570377                       # number of WriteReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        16198                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total        16198                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        15147                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        15147                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data      1759259                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total         1759259                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data      1759259                       # number of overall hits
+system.cpu1.dcache.overall_hits::total        1759259                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data       111545                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total       111545                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data       161954                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total       161954                       # number of WriteReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         1739                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total         1739                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data          840                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total          840                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       273499                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        273499                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       273499                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       273499                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1447207500                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total   1447207500                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   7450335261                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total   7450335261                       # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     18882500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total     18882500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      6469000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total      6469000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        34500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total        34500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data   8897542761                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total   8897542761                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data   8897542761                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total   8897542761                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data      1300427                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total      1300427                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data       732331                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total       732331                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        17937                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total        17937                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        15987                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total        15987                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data      2032758                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total      2032758                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data      2032758                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total      2032758                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.085776                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.085776                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.221149                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.221149                       # miss rate for WriteReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.096950                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.096950                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.052543                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.052543                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.134546                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.134546                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.134546                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.134546                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12974.203236                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 12974.203236                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 46002.786353                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 46002.786353                       # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 10858.251869                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 10858.251869                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7701.190476                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7701.190476                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 32532.267983                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 32532.267983                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 32532.267983                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 32532.267983                       # average overall miss latency
+system.cpu1.dcache.blocked_cycles::no_mshrs       463151                       # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets          490                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs            15628                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets             10                       # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs    29.635974                       # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets           49                       # average number of cycles each access was blocked
+system.cpu1.dcache.writebacks::writebacks        38002                       # number of writebacks
+system.cpu1.dcache.writebacks::total            38002                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        65961                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total        65961                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       137427                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total       137427                       # number of WriteReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data          372                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total          372                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data       203388                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total       203388                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data       203388                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total       203388                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        45584                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total        45584                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        24527                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total        24527                       # number of WriteReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         1367                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1367                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          840                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total          840                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data        70111                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total        70111                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data        70111                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total        70111                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data          146                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total          146                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2584                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2584                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         2730                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total         2730                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    575200000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total    575200000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1170679567                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1170679567                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     13141000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13141000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      5630000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5630000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        33500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        33500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1745879567                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total   1745879567                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1745879567                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total   1745879567                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     29635500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     29635500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     29635500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total     29635500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035053                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035053                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.033492                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.033492                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.076211                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.076211                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.052543                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.052543                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.034491                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.034491                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034491                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.034491                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12618.462618                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12618.462618                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47730.238798                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 47730.238798                       # average WriteReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  9613.021214                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9613.021214                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  6702.380952                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6702.380952                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 24901.649770                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24901.649770                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 24901.649770                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24901.649770                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 202982.876712                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202982.876712                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 10855.494505                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 10855.494505                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements           125381                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          466.454678                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs            1056750                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs           125892                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs             8.394100                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle     1880706304500                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   466.454678                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.911044                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.911044                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
+system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
+system.cpu1.icache.tags.tag_accesses          1315314                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses         1315314                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst      1056751                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total        1056751                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst      1056751                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total         1056751                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst      1056751                       # number of overall hits
+system.cpu1.icache.overall_hits::total        1056751                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst       132616                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total       132616                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst       132616                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total        132616                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst       132616                       # number of overall misses
+system.cpu1.icache.overall_misses::total       132616                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   1887030000                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total   1887030000                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst   1887030000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total   1887030000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst   1887030000                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total   1887030000                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst      1189367                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total      1189367                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst      1189367                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total      1189367                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst      1189367                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total      1189367                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.111501                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.111501                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.111501                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.111501                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.111501                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.111501                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14229.278518                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 14229.278518                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14229.278518                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 14229.278518                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14229.278518                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 14229.278518                       # average overall miss latency
+system.cpu1.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs    12.875000                       # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.193548                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks       244089                       # number of writebacks
-system.cpu1.icache.writebacks::total           244089                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        11093                       # number of ReadReq MSHR hits
-system.cpu1.icache.ReadReq_mshr_hits::total        11093                       # number of ReadReq MSHR hits
-system.cpu1.icache.demand_mshr_hits::cpu1.inst        11093                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_hits::total        11093                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.overall_mshr_hits::cpu1.inst        11093                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_hits::total        11093                       # number of overall MSHR hits
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       244669                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total       244669                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst       244669                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total       244669                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst       244669                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total       244669                       # number of overall MSHR misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   3289647499                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total   3289647499                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   3289647499                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total   3289647499                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   3289647499                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total   3289647499                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.134362                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.134362                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.134362                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.134362                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.134362                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.134362                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13445.297520                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13445.297520                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13445.297520                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 13445.297520                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13445.297520                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 13445.297520                       # average overall mshr miss latency
+system.cpu1.icache.writebacks::writebacks       125381                       # number of writebacks
+system.cpu1.icache.writebacks::total           125381                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst         6669                       # number of ReadReq MSHR hits
+system.cpu1.icache.ReadReq_mshr_hits::total         6669                       # number of ReadReq MSHR hits
+system.cpu1.icache.demand_mshr_hits::cpu1.inst         6669                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.demand_mshr_hits::total         6669                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.overall_mshr_hits::cpu1.inst         6669                       # number of overall MSHR hits
+system.cpu1.icache.overall_mshr_hits::total         6669                       # number of overall MSHR hits
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       125947                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total       125947                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst       125947                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total       125947                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst       125947                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total       125947                       # number of overall MSHR misses
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   1682313500                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total   1682313500                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   1682313500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total   1682313500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   1682313500                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total   1682313500                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.105894                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.105894                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.105894                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.105894                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.105894                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.105894                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13357.312997                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13357.312997                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 13357.312997                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 13357.312997                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 13357.312997                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 13357.312997                       # average overall mshr miss latency
 system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
 system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
 system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
@@ -1518,98 +1539,98 @@ system.disk2.dma_read_txs                           0                       # Nu
 system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
 system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
 system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
-system.iobus.trans_dist::ReadReq                 7368                       # Transaction distribution
-system.iobus.trans_dist::ReadResp                7368                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               54647                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              54647                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        11984                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                 7381                       # Transaction distribution
+system.iobus.trans_dist::ReadResp                7381                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               53943                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              53943                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        10586                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1002                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          180                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18148                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2468                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6672                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6674                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          102                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total        40576                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83454                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.tsunami.ide.dma::total        83454                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  124030                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        47936                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total        39180                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83468                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::total        83468                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  122648                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        42344                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2701                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio            5                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio            5                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          160                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9074                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9852                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4193                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4194                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          204                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total        74130                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661624                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.tsunami.ide.dma::total      2661624                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2735754                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             12444500                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.bridge.master::total        68539                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661680                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.tsunami.ide.dma::total      2661680                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2730219                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             10864500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               814000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               814501                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy                10500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy                11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer6.occupancy                11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer22.occupancy              176000                       # Layer occupancy (ticks)
+system.iobus.reqLayer22.occupancy              179500                       # Layer occupancy (ticks)
 system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            14015000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            14057500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer24.occupancy             2828000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy             6047501                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy             6034500                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer26.occupancy               91500                       # Layer occupancy (ticks)
+system.iobus.reqLayer26.occupancy               93000                       # Layer occupancy (ticks)
 system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer27.occupancy           215709165                       # Layer occupancy (ticks)
+system.iobus.reqLayer27.occupancy           216209541                       # Layer occupancy (ticks)
 system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            27481000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            26789000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer1.occupancy            41950000                       # Layer occupancy (ticks)
+system.iobus.respLayer1.occupancy            41964000                       # Layer occupancy (ticks)
 system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                41695                       # number of replacements
-system.iocache.tags.tagsinuse                0.551900                       # Cycle average of tags in use
+system.iocache.tags.replacements                41702                       # number of replacements
+system.iocache.tags.tagsinuse                0.516326                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                41711                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                41718                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         1726981964000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::tsunami.ide     0.551900                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::tsunami.ide     0.034494                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.034494                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         1712300449000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::tsunami.ide     0.516326                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::tsunami.ide     0.032270                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.032270                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
-system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               375543                       # Number of tag accesses
-system.iocache.tags.data_accesses              375543                       # Number of data accesses
-system.iocache.ReadReq_misses::tsunami.ide          175                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              175                       # number of ReadReq misses
+system.iocache.tags.tag_accesses               375606                       # Number of tag accesses
+system.iocache.tags.data_accesses              375606                       # Number of data accesses
+system.iocache.ReadReq_misses::tsunami.ide          182                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              182                       # number of ReadReq misses
 system.iocache.WriteLineReq_misses::tsunami.ide        41552                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total        41552                       # number of WriteLineReq misses
-system.iocache.demand_misses::tsunami.ide        41727                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             41727                       # number of demand (read+write) misses
-system.iocache.overall_misses::tsunami.ide        41727                       # number of overall misses
-system.iocache.overall_misses::total            41727                       # number of overall misses
-system.iocache.ReadReq_miss_latency::tsunami.ide     22072883                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     22072883                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::tsunami.ide   5245136282                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   5245136282                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::tsunami.ide   5267209165                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   5267209165                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::tsunami.ide   5267209165                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   5267209165                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::tsunami.ide          175                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            175                       # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::tsunami.ide        41734                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             41734                       # number of demand (read+write) misses
+system.iocache.overall_misses::tsunami.ide        41734                       # number of overall misses
+system.iocache.overall_misses::total            41734                       # number of overall misses
+system.iocache.ReadReq_miss_latency::tsunami.ide     22913883                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     22913883                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::tsunami.ide   4860118658                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4860118658                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::tsunami.ide   4883032541                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4883032541                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::tsunami.ide   4883032541                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4883032541                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::tsunami.ide          182                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            182                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::tsunami.ide        41552                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        41552                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::tsunami.ide        41727                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           41727                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::tsunami.ide        41727                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          41727                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::tsunami.ide        41734                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           41734                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::tsunami.ide        41734                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          41734                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
 system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
@@ -1618,38 +1639,38 @@ system.iocache.demand_miss_rate::tsunami.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::tsunami.ide 126130.760000                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 126130.760000                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126230.657538                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126230.657538                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::tsunami.ide 126230.238575                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 126230.238575                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::tsunami.ide 126230.238575                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 126230.238575                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125900.456044                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 125900.456044                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116964.734742                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 116964.734742                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::tsunami.ide 117003.703000                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 117003.703000                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::tsunami.ide 117003.703000                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 117003.703000                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs            74                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           41520                       # number of writebacks
 system.iocache.writebacks::total                41520                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::tsunami.ide          175                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::tsunami.ide          182                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          182                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::tsunami.ide        41552                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total        41552                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::tsunami.ide        41727                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        41727                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::tsunami.ide        41727                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        41727                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13322883                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     13322883                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   3165734984                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   3165734984                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::tsunami.ide   3179057867                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   3179057867                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::tsunami.ide   3179057867                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   3179057867                       # number of overall MSHR miss cycles
+system.iocache.demand_mshr_misses::tsunami.ide        41734                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        41734                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::tsunami.ide        41734                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        41734                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13813883                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     13813883                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   2780093407                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2780093407                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::tsunami.ide   2793907290                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2793907290                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::tsunami.ide   2793907290                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2793907290                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -1658,206 +1679,206 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 76130.760000                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 76130.760000                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76187.307085                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76187.307085                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76187.069931                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76187.069931                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76187.069931                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76187.069931                       # average overall mshr miss latency
-system.l2c.tags.replacements                   345263                       # number of replacements
-system.l2c.tags.tagsinuse                65201.794559                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4034348                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   410346                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     9.831576                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              11176866000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   52690.467957                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     5287.969178                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     6933.387030                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      211.163837                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data       78.806558                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.803993                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.080688                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.105795                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.003222                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.001202                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.994900                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024        65083                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1         2881                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         4427                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         6690                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        50867                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.993088                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 38726936                       # Number of tag accesses
-system.l2c.tags.data_accesses                38726936                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       820640                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          820640                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks       876939                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total          876939                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data             168                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data             310                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                 478                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data            64                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data            28                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                92                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           147156                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            30074                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               177230                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        898431                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        242687                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1141118                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       728799                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data        77527                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           806326                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst              898431                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              875955                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              242687                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              107601                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2124674                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst             898431                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             875955                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             242687                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             107601                       # number of overall hits
-system.l2c.overall_hits::total                2124674                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data          2711                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          1120                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              3831                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data          434                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data          447                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total             881                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         111239                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data           9907                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             121146                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        13382                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst         1940                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           15322                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       273731                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          890                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         274621                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst             13382                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            384970                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              1940                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             10797                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                411089                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst            13382                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           384970                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             1940                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            10797                       # number of overall misses
-system.l2c.overall_misses::total               411089                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data      2600500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data     17055500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     19656000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data      2906500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data       391500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total      3298000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  15395495000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1589168500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  16984663500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1798650500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    264551500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   2063202000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  33996713000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    123865000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  34120578000                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   1798650500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  49392208000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    264551500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1713033500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     53168443500                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   1798650500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  49392208000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    264551500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1713033500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    53168443500                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       820640                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       820640                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks       876939                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total       876939                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         2879                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         1430                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            4309                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data          498                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data          475                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total           973                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       258395                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        39981                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           298376                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       911813                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       244627                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1156440                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      1002530                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data        78417                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      1080947                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst          911813                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         1260925                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          244627                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          118398                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2535763                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         911813                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        1260925                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         244627                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         118398                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2535763                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.941646                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.783217                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.889069                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.871486                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.941053                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.905447                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.430500                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.247793                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.406018                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.014676                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.007930                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.013249                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.273040                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.011350                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.254056                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.014676                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.305308                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.007930                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.091192                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.162116                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.014676                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.305308                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.007930                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.091192                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.162116                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   959.240133                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 15228.125000                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  5130.775255                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  6697.004608                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   875.838926                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total  3743.473326                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 138400.156420                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 160408.650449                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 140199.952949                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 134408.197579                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 136366.752577                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 134656.180655                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 124197.526038                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 139174.157303                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 124246.062756                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 134408.197579                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 128301.446866                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 136366.752577                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 158658.284709                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 129335.602509                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 134408.197579                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 128301.446866                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 136366.752577                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 158658.284709                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 129335.602509                       # average overall miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75900.456044                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 75900.456044                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66906.368093                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66906.368093                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66945.590885                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 66945.590885                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66945.590885                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 66945.590885                       # average overall mshr miss latency
+system.l2c.tags.replacements                   344399                       # number of replacements
+system.l2c.tags.tagsinuse                65257.528904                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4049043                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   409397                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     9.890261                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               7589084000                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   53234.554738                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     5306.808814                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     6471.614757                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      207.979433                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data       36.571163                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.812295                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.080975                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.098749                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.003174                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.000558                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.995751                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1024        64998                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1         3509                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         3235                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         6125                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        51897                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1024     0.991791                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 38854214                       # Number of tag accesses
+system.l2c.tags.data_accesses                38854214                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       830750                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          830750                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks       873391                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total          873391                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data             189                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data              76                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                 265                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data            96                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data            24                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total               120                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           167999                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            13850                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               181849                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst       1008159                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        124281                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1132440                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       779840                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data        40945                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           820785                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.inst             1008159                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              947839                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              124281                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               54795                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2135074                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst            1008159                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             947839                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             124281                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              54795                       # number of overall hits
+system.l2c.overall_hits::total                2135074                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          2489                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data           605                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              3094                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data           70                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data          101                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total             171                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         111855                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data           8432                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             120287                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        13646                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         1630                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           15276                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       273692                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data          770                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         274462                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.inst             13646                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            385547                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              1630                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data              9202                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                410025                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst            13646                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           385547                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             1630                       # number of overall misses
+system.l2c.overall_misses::cpu1.data             9202                       # number of overall misses
+system.l2c.overall_misses::total               410025                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data      1409000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data      1507500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total      2916500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data       533500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data        89500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       623000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   9988107000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    962206500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  10950313500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1153739000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    140335000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   1294074000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  20210786000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data     69824500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  20280610500                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   1153739000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  30198893000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    140335000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   1032031000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     32524998000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   1153739000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  30198893000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    140335000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   1032031000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    32524998000                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       830750                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       830750                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks       873391                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total       873391                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         2678                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data          681                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            3359                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data          166                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data          125                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total           291                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       279854                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        22282                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           302136                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst      1021805                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       125911                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1147716                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      1053532                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        41715                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      1095247                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst         1021805                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         1333386                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          125911                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data           63997                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2545099                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst        1021805                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        1333386                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         125911                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data          63997                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2545099                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.929425                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.888399                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.921107                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.421687                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.808000                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.587629                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.399691                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.378422                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.398122                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.013355                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.012946                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.013310                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.259785                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.018459                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.250594                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.013355                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.289149                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.012946                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.143788                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.161104                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.013355                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.289149                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.012946                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.143788                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.161104                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   566.090800                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  2491.735537                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total   942.630899                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  7621.428571                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   886.138614                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  3643.274854                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 89295.132091                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 114113.674099                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 91034.887394                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 84547.779569                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 86095.092025                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 84712.882954                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 73845.000950                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 90681.168831                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 73892.234626                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 84547.779569                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 78327.397179                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 86095.092025                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 112152.901543                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 79324.426559                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 84547.779569                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 78327.397179                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 86095.092025                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 112152.901543                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 79324.426559                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               81472                       # number of writebacks
-system.l2c.writebacks::total                    81472                       # number of writebacks
+system.l2c.writebacks::writebacks               81135                       # number of writebacks
+system.l2c.writebacks::total                    81135                       # number of writebacks
 system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::cpu1.inst           17                       # number of ReadCleanReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::total           18                       # number of ReadCleanReq MSHR hits
@@ -1867,237 +1888,245 @@ system.l2c.demand_mshr_hits::total                 18                       # nu
 system.l2c.overall_mshr_hits::cpu0.inst             1                       # number of overall MSHR hits
 system.l2c.overall_mshr_hits::cpu1.inst            17                       # number of overall MSHR hits
 system.l2c.overall_mshr_hits::total                18                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks           12                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total           12                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         2711                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         1120                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total         3831                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          434                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data          447                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total          881                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data       111239                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data         9907                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        121146                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        13381                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1923                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        15304                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       273731                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data          890                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       274621                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        13381                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       384970                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         1923                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        10797                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           411071                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        13381                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       384970                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         1923                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        10797                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          411071                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data         7031                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data          162                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total         7193                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        10105                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2990                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        13095                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        17136                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         3152                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        20288                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    187020000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     77299500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    264319500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     29765500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     30815000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total     60580500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  14283104501                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1490098001                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  15773202502                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   1664693504                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    243245008                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   1907938512                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  31265371007                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    114963503                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  31380334510                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   1664693504                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  45548475508                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    243245008                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   1605061504                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  49061475524                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   1664693504                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  45548475508                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    243245008                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   1605061504                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  49061475524                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   1471043500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data     30151000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   1501194500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   1471043500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data     30151000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   1501194500                       # number of overall MSHR uncacheable cycles
+system.l2c.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         2489                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data          605                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total         3094                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data           70                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data          101                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total          171                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data       111855                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data         8432                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        120287                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        13645                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1613                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        15258                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       273692                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data          770                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       274462                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        13645                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       385547                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         1613                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data         9202                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           410007                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        13645                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       385547                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         1613                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data         9202                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          410007                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data         7053                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data          146                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total         7199                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data         9807                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2584                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        12391                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        16860                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         2730                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        19590                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     49921000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     12220000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     62141000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data      1392500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data      1996500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total      3389000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   8869557000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    877886500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   9747443500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   1017206501                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    122964001                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   1140170502                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  17480141501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     62124500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  17542266001                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   1017206501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  26349698501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    122964001                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    940011000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  28429880003                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   1017206501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  26349698501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    122964001                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    940011000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  28429880003                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   1482000500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data     27810500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   1509811000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   1482000500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data     27810500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   1509811000                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.941646                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.783217                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.889069                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.871486                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.941053                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.905447                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.430500                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.247793                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.406018                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.014675                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.007861                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.013234                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.273040                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.011350                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.254056                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.014675                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.305308                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.007861                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.091192                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.162109                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.014675                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.305308                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.007861                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.091192                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.162109                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 68985.614165                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 69017.410714                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68994.909945                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 68584.101382                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 68937.360179                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68763.337117                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 128400.151934                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 150408.600081                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 130199.944711                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 124407.256857                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 126492.463859                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 124669.270256                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 114219.328490                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 129172.475281                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 114267.789098                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 124407.256857                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 118316.948095                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 126492.463859                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 148658.099843                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 119350.368973                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 124407.256857                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 118316.948095                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 126492.463859                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 148658.099843                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 119350.368973                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209222.514578                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 186117.283951                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 208702.140970                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 85845.208917                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data  9565.672589                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 73994.208399                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq                7193                       # Transaction distribution
-system.membus.trans_dist::ReadResp             297247                       # Transaction distribution
-system.membus.trans_dist::WriteReq              13095                       # Transaction distribution
-system.membus.trans_dist::WriteResp             13095                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       122992                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           263076                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            10346                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq           5952                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.929425                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.888399                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.921107                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.421687                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.808000                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.587629                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.399691                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.378422                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.398122                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.013354                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.012811                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.013294                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.259785                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.018459                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.250594                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.013354                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.289149                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.012811                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.143788                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.161097                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.013354                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.289149                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.012811                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.143788                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.161097                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20056.649257                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20198.347107                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 20084.356820                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19892.857143                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19767.326733                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 19818.713450                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 79295.132091                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 104113.674099                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 81034.887394                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 74547.929718                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 76233.106634                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 74726.078254                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63867.930013                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 80681.168831                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63915.099362                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 74547.929718                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 68343.674055                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 76233.106634                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 102152.901543                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 69339.986886                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 74547.929718                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 68343.674055                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 76233.106634                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 102152.901543                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 69339.986886                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 210123.422657                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 190482.876712                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209725.100708                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 87900.385528                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 10186.996337                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 77070.495151                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        843888                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       393117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          439                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq                7199                       # Transaction distribution
+system.membus.trans_dist::ReadResp             297053                       # Transaction distribution
+system.membus.trans_dist::WriteReq              12391                       # Transaction distribution
+system.membus.trans_dist::WriteResp             12391                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       122655                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           262560                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq             5361                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq           1592                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            121253                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           120834                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        290100                       # Transaction distribution
-system.membus.trans_dist::BadAddressError           46                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            120253                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           120107                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        289902                       # Transaction distribution
+system.membus.trans_dist::BadAddressError           48                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         41552                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        40576                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1182230                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio           92                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      1222898                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        83437                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        83437                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1306335                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        74130                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     31481536                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     31555666                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        39180                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1169885                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio           96                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      1209161                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        83451                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        83451                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                1292612                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        68539                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     31400256                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     31468795                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2658240                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2658240                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                34213906                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                            12142                       # Total snoops (count)
-system.membus.snoop_fanout::samples            875570                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size::total                34127035                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                             4109                       # Total snoops (count)
+system.membus.snoop_fanout::samples            478250                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.001409                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.037514                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  875570    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  477576     99.86%     99.86% # Request fanout histogram
+system.membus.snoop_fanout::1                     674      0.14%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              875570                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            36438999                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              478250                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            34894499                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy          1356482971                       # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy          1351079796                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
 system.membus.reqLayer2.occupancy               60000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2177455750                       # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy         2171993250                       # Layer occupancy (ticks)
 system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-system.membus.respLayer2.occupancy             936113                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy             976613                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests      5114760                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2557108                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       345514                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           1336                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         1268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5115302                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2557070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       337938                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           1067                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          999                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops           68                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq               7193                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2266679                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             13095                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            13095                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       943643                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1155325                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          827144                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           10512                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq          6044                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          16556                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           299688                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          299688                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1156637                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      1102911                       # Transaction distribution
-system.toL2Bus.trans_dist::BadAddressError           46                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        41552                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2735017                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      3843601                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side       733385                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       384537                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               7696540                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    116675136                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    128186756                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     31277824                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side     12692238                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              288831954                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          463427                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          3024601                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.120612                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.326035                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq               7199                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2263337                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             12391                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            12391                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       911885                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1146691                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          834780                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq            5446                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq          1712                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp           7158                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           303166                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          303166                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1147985                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      1108204                       # Transaction distribution
+system.toL2Bus.trans_dist::BadAddressError           48                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq          217                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      3065153                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      4053991                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side       377239                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       207014                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               7703397                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    130759360                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    136128589                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     16082688                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side      6548014                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              289518651                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          362547                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          2930720                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.118515                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.323634                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                2660134     87.95%     87.95% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 364147     12.04%     99.99% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    303      0.01%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                     17      0.00%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                2583760     88.16%     88.16% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 346605     11.83%     99.99% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                    335      0.01%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::3                     20      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            3024601                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         4550078915                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            2930720                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         4551122919                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           295885                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           306385                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        1369499398                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        1534824957                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        1926492121                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        2028150819                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy         368355265                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy         190444943                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy         200907831                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy         107558787                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
 system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
@@ -2131,170 +2160,161 @@ system.tsunami.ethernet.coalescedTotal            nan                       # av
 system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
 system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    6529                       # number of quiesce instructions executed
-system.cpu0.kern.inst.hwrei                    180918                       # number of hwrei instructions executed
-system.cpu0.kern.ipl_count::0                   63985     40.38%     40.38% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::21                    131      0.08%     40.47% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::22                   1935      1.22%     41.69% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::30                    191      0.12%     41.81% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::31                  92196     58.19%    100.00% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::total              158438                       # number of times we switched to this ipl
-system.cpu0.kern.ipl_good::0                    62993     49.19%     49.19% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::21                     131      0.10%     49.30% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::22                    1935      1.51%     50.81% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::30                     191      0.15%     50.96% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::31                   62802     49.04%    100.00% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::total               128052                       # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_ticks::0            1871632607000     97.04%     97.04% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::21               66355000      0.00%     97.04% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::22              578065000      0.03%     97.07% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::30               91849500      0.00%     97.08% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::31            56349581000      2.92%    100.00% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::total        1928718457500                       # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_used::0                 0.984496                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.inst.quiesce                    6376                       # number of quiesce instructions executed
+system.cpu0.kern.inst.hwrei                    198541                       # number of hwrei instructions executed
+system.cpu0.kern.ipl_count::0                   71138     40.62%     40.62% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::21                    133      0.08%     40.69% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::22                   1928      1.10%     41.79% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::30                     20      0.01%     41.80% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::31                 101928     58.20%    100.00% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::total              175147                       # number of times we switched to this ipl
+system.cpu0.kern.ipl_good::0                    69801     49.27%     49.27% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::21                     133      0.09%     49.37% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::22                    1928      1.36%     50.73% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::30                      20      0.01%     50.74% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::31                   69782     49.26%    100.00% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::total               141664                       # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_ticks::0            1864307233500     97.69%     97.69% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::21               66845500      0.00%     97.70% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::22              580922500      0.03%     97.73% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::30               11315500      0.00%     97.73% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::31            43373119000      2.27%    100.00% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::total        1908339436000                       # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_used::0                 0.981206                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::31                0.681179                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::total             0.808215                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.syscall::2                         7      3.68%      3.68% # number of syscalls executed
-system.cpu0.kern.syscall::3                        15      7.89%     11.58% # number of syscalls executed
-system.cpu0.kern.syscall::4                         4      2.11%     13.68% # number of syscalls executed
-system.cpu0.kern.syscall::6                        28     14.74%     28.42% # number of syscalls executed
-system.cpu0.kern.syscall::12                        1      0.53%     28.95% # number of syscalls executed
-system.cpu0.kern.syscall::17                        8      4.21%     33.16% # number of syscalls executed
-system.cpu0.kern.syscall::19                        7      3.68%     36.84% # number of syscalls executed
-system.cpu0.kern.syscall::20                        4      2.11%     38.95% # number of syscalls executed
-system.cpu0.kern.syscall::23                        1      0.53%     39.47% # number of syscalls executed
-system.cpu0.kern.syscall::24                        3      1.58%     41.05% # number of syscalls executed
-system.cpu0.kern.syscall::33                        6      3.16%     44.21% # number of syscalls executed
-system.cpu0.kern.syscall::41                        2      1.05%     45.26% # number of syscalls executed
-system.cpu0.kern.syscall::45                       31     16.32%     61.58% # number of syscalls executed
-system.cpu0.kern.syscall::47                        3      1.58%     63.16% # number of syscalls executed
-system.cpu0.kern.syscall::48                        8      4.21%     67.37% # number of syscalls executed
-system.cpu0.kern.syscall::54                        9      4.74%     72.11% # number of syscalls executed
-system.cpu0.kern.syscall::58                        1      0.53%     72.63% # number of syscalls executed
-system.cpu0.kern.syscall::59                        5      2.63%     75.26% # number of syscalls executed
-system.cpu0.kern.syscall::71                       21     11.05%     86.32% # number of syscalls executed
-system.cpu0.kern.syscall::73                        3      1.58%     87.89% # number of syscalls executed
-system.cpu0.kern.syscall::74                        5      2.63%     90.53% # number of syscalls executed
-system.cpu0.kern.syscall::87                        1      0.53%     91.05% # number of syscalls executed
-system.cpu0.kern.syscall::90                        2      1.05%     92.11% # number of syscalls executed
-system.cpu0.kern.syscall::92                        7      3.68%     95.79% # number of syscalls executed
-system.cpu0.kern.syscall::97                        2      1.05%     96.84% # number of syscalls executed
-system.cpu0.kern.syscall::98                        2      1.05%     97.89% # number of syscalls executed
-system.cpu0.kern.syscall::132                       1      0.53%     98.42% # number of syscalls executed
-system.cpu0.kern.syscall::144                       1      0.53%     98.95% # number of syscalls executed
-system.cpu0.kern.syscall::147                       2      1.05%    100.00% # number of syscalls executed
-system.cpu0.kern.syscall::total                   190                       # number of syscalls executed
+system.cpu0.kern.ipl_used::31                0.684621                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::total             0.808829                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.syscall::2                         8      3.70%      3.70% # number of syscalls executed
+system.cpu0.kern.syscall::3                        18      8.33%     12.04% # number of syscalls executed
+system.cpu0.kern.syscall::4                         4      1.85%     13.89% # number of syscalls executed
+system.cpu0.kern.syscall::6                        32     14.81%     28.70% # number of syscalls executed
+system.cpu0.kern.syscall::12                        1      0.46%     29.17% # number of syscalls executed
+system.cpu0.kern.syscall::17                        8      3.70%     32.87% # number of syscalls executed
+system.cpu0.kern.syscall::19                       10      4.63%     37.50% # number of syscalls executed
+system.cpu0.kern.syscall::20                        6      2.78%     40.28% # number of syscalls executed
+system.cpu0.kern.syscall::23                        1      0.46%     40.74% # number of syscalls executed
+system.cpu0.kern.syscall::24                        3      1.39%     42.13% # number of syscalls executed
+system.cpu0.kern.syscall::33                        6      2.78%     44.91% # number of syscalls executed
+system.cpu0.kern.syscall::41                        2      0.93%     45.83% # number of syscalls executed
+system.cpu0.kern.syscall::45                       33     15.28%     61.11% # number of syscalls executed
+system.cpu0.kern.syscall::47                        3      1.39%     62.50% # number of syscalls executed
+system.cpu0.kern.syscall::48                       10      4.63%     67.13% # number of syscalls executed
+system.cpu0.kern.syscall::54                       10      4.63%     71.76% # number of syscalls executed
+system.cpu0.kern.syscall::58                        1      0.46%     72.22% # number of syscalls executed
+system.cpu0.kern.syscall::59                        6      2.78%     75.00% # number of syscalls executed
+system.cpu0.kern.syscall::71                       23     10.65%     85.65% # number of syscalls executed
+system.cpu0.kern.syscall::73                        3      1.39%     87.04% # number of syscalls executed
+system.cpu0.kern.syscall::74                        6      2.78%     89.81% # number of syscalls executed
+system.cpu0.kern.syscall::87                        1      0.46%     90.28% # number of syscalls executed
+system.cpu0.kern.syscall::90                        3      1.39%     91.67% # number of syscalls executed
+system.cpu0.kern.syscall::92                        9      4.17%     95.83% # number of syscalls executed
+system.cpu0.kern.syscall::97                        2      0.93%     96.76% # number of syscalls executed
+system.cpu0.kern.syscall::98                        2      0.93%     97.69% # number of syscalls executed
+system.cpu0.kern.syscall::132                       1      0.46%     98.15% # number of syscalls executed
+system.cpu0.kern.syscall::144                       2      0.93%     99.07% # number of syscalls executed
+system.cpu0.kern.syscall::147                       2      0.93%    100.00% # number of syscalls executed
+system.cpu0.kern.syscall::total                   216                       # number of syscalls executed
 system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
-system.cpu0.kern.callpal::wripir                  292      0.18%      0.18% # number of callpals executed
-system.cpu0.kern.callpal::wrmces                    1      0.00%      0.18% # number of callpals executed
-system.cpu0.kern.callpal::wrfen                     1      0.00%      0.18% # number of callpals executed
-system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.18% # number of callpals executed
-system.cpu0.kern.callpal::swpctx                 3426      2.05%      2.23% # number of callpals executed
-system.cpu0.kern.callpal::tbi                      48      0.03%      2.26% # number of callpals executed
-system.cpu0.kern.callpal::wrent                     7      0.00%      2.26% # number of callpals executed
-system.cpu0.kern.callpal::swpipl               151781     91.02%     93.28% # number of callpals executed
-system.cpu0.kern.callpal::rdps                   6336      3.80%     97.08% # number of callpals executed
-system.cpu0.kern.callpal::wrkgp                     1      0.00%     97.08% # number of callpals executed
-system.cpu0.kern.callpal::wrusp                     2      0.00%     97.08% # number of callpals executed
-system.cpu0.kern.callpal::rdusp                     8      0.00%     97.09% # number of callpals executed
-system.cpu0.kern.callpal::whami                     2      0.00%     97.09% # number of callpals executed
-system.cpu0.kern.callpal::rti                    4399      2.64%     99.73% # number of callpals executed
-system.cpu0.kern.callpal::callsys                 318      0.19%     99.92% # number of callpals executed
-system.cpu0.kern.callpal::imb                     135      0.08%    100.00% # number of callpals executed
-system.cpu0.kern.callpal::total                166759                       # number of callpals executed
-system.cpu0.kern.mode_switch::kernel             6855                       # number of protection mode switches
-system.cpu0.kern.mode_switch::user               1159                       # number of protection mode switches
+system.cpu0.kern.callpal::wripir                  116      0.06%      0.06% # number of callpals executed
+system.cpu0.kern.callpal::wrmces                    1      0.00%      0.06% # number of callpals executed
+system.cpu0.kern.callpal::wrfen                     1      0.00%      0.06% # number of callpals executed
+system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.07% # number of callpals executed
+system.cpu0.kern.callpal::swpctx                 3824      2.08%      2.14% # number of callpals executed
+system.cpu0.kern.callpal::tbi                      51      0.03%      2.17% # number of callpals executed
+system.cpu0.kern.callpal::wrent                     7      0.00%      2.18% # number of callpals executed
+system.cpu0.kern.callpal::swpipl               168401     91.54%     93.72% # number of callpals executed
+system.cpu0.kern.callpal::rdps                   6369      3.46%     97.18% # number of callpals executed
+system.cpu0.kern.callpal::wrkgp                     1      0.00%     97.18% # number of callpals executed
+system.cpu0.kern.callpal::wrusp                     2      0.00%     97.18% # number of callpals executed
+system.cpu0.kern.callpal::rdusp                     9      0.00%     97.19% # number of callpals executed
+system.cpu0.kern.callpal::whami                     2      0.00%     97.19% # number of callpals executed
+system.cpu0.kern.callpal::rti                    4665      2.54%     99.72% # number of callpals executed
+system.cpu0.kern.callpal::callsys                 373      0.20%     99.93% # number of callpals executed
+system.cpu0.kern.callpal::imb                     136      0.07%    100.00% # number of callpals executed
+system.cpu0.kern.callpal::total                183960                       # number of callpals executed
+system.cpu0.kern.mode_switch::kernel             7174                       # number of protection mode switches
+system.cpu0.kern.mode_switch::user               1257                       # number of protection mode switches
 system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
-system.cpu0.kern.mode_good::kernel               1159                      
-system.cpu0.kern.mode_good::user                 1159                      
+system.cpu0.kern.mode_good::kernel               1257                      
+system.cpu0.kern.mode_good::user                 1257                      
 system.cpu0.kern.mode_good::idle                    0                      
-system.cpu0.kern.mode_switch_good::kernel     0.169074                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::kernel     0.175216                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::total     0.289244                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_ticks::kernel      1925885387000     99.90%     99.90% # number of ticks spent at the given mode
-system.cpu0.kern.mode_ticks::user          1988942000      0.10%    100.00% # number of ticks spent at the given mode
+system.cpu0.kern.mode_switch_good::total     0.298185                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_ticks::kernel      1906404052500     99.90%     99.90% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks::user          1926707500      0.10%    100.00% # number of ticks spent at the given mode
 system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
-system.cpu0.kern.swap_context                    3427                       # number of times the context was actually changed
+system.cpu0.kern.swap_context                    3825                       # number of times the context was actually changed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    2571                       # number of quiesce instructions executed
-system.cpu1.kern.inst.hwrei                     58929                       # number of hwrei instructions executed
-system.cpu1.kern.ipl_count::0                   18404     37.04%     37.04% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::22                   1933      3.89%     40.93% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::30                    292      0.59%     41.51% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::31                  29063     58.49%    100.00% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::total               49692                       # number of times we switched to this ipl
-system.cpu1.kern.ipl_good::0                    18019     47.45%     47.45% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::22                    1933      5.09%     52.55% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::30                     292      0.77%     53.31% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::31                   17727     46.69%    100.00% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::total                37971                       # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_ticks::0            1882485952500     97.58%     97.58% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::22              565596500      0.03%     97.61% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::30              145516500      0.01%     97.62% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::31            45879988500      2.38%    100.00% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::total        1929077054000                       # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_used::0                 0.979081                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.inst.quiesce                    2309                       # number of quiesce instructions executed
+system.cpu1.kern.inst.hwrei                     39314                       # number of hwrei instructions executed
+system.cpu1.kern.ipl_count::0                   10555     33.51%     33.51% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::22                   1926      6.11%     39.62% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::30                    116      0.37%     39.99% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::31                  18905     60.01%    100.00% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::total               31502                       # number of times we switched to this ipl
+system.cpu1.kern.ipl_good::0                    10515     45.81%     45.81% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::22                    1926      8.39%     54.19% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::30                     116      0.51%     54.70% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::31                   10399     45.30%    100.00% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::total                22956                       # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_ticks::0            1877342030500     98.36%     98.36% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::22              564972500      0.03%     98.39% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::30               56160500      0.00%     98.39% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::31            30688096500      1.61%    100.00% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::total        1908651260000                       # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_used::0                 0.996210                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.ipl_used::31                0.609951                       # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.ipl_used::total             0.764127                       # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.syscall::2                         1      0.74%      0.74% # number of syscalls executed
-system.cpu1.kern.syscall::3                        15     11.03%     11.76% # number of syscalls executed
-system.cpu1.kern.syscall::6                        14     10.29%     22.06% # number of syscalls executed
-system.cpu1.kern.syscall::15                        1      0.74%     22.79% # number of syscalls executed
-system.cpu1.kern.syscall::17                        7      5.15%     27.94% # number of syscalls executed
-system.cpu1.kern.syscall::19                        3      2.21%     30.15% # number of syscalls executed
-system.cpu1.kern.syscall::20                        2      1.47%     31.62% # number of syscalls executed
-system.cpu1.kern.syscall::23                        3      2.21%     33.82% # number of syscalls executed
-system.cpu1.kern.syscall::24                        3      2.21%     36.03% # number of syscalls executed
-system.cpu1.kern.syscall::33                        5      3.68%     39.71% # number of syscalls executed
-system.cpu1.kern.syscall::45                       23     16.91%     56.62% # number of syscalls executed
-system.cpu1.kern.syscall::47                        3      2.21%     58.82% # number of syscalls executed
-system.cpu1.kern.syscall::48                        2      1.47%     60.29% # number of syscalls executed
-system.cpu1.kern.syscall::54                        1      0.74%     61.03% # number of syscalls executed
-system.cpu1.kern.syscall::59                        2      1.47%     62.50% # number of syscalls executed
-system.cpu1.kern.syscall::71                       33     24.26%     86.76% # number of syscalls executed
-system.cpu1.kern.syscall::74                       11      8.09%     94.85% # number of syscalls executed
-system.cpu1.kern.syscall::90                        1      0.74%     95.59% # number of syscalls executed
-system.cpu1.kern.syscall::92                        2      1.47%     97.06% # number of syscalls executed
-system.cpu1.kern.syscall::132                       3      2.21%     99.26% # number of syscalls executed
-system.cpu1.kern.syscall::144                       1      0.74%    100.00% # number of syscalls executed
-system.cpu1.kern.syscall::total                   136                       # number of syscalls executed
+system.cpu1.kern.ipl_used::31                0.550066                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.ipl_used::total             0.728716                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.syscall::3                        12     10.91%     10.91% # number of syscalls executed
+system.cpu1.kern.syscall::6                        10      9.09%     20.00% # number of syscalls executed
+system.cpu1.kern.syscall::15                        1      0.91%     20.91% # number of syscalls executed
+system.cpu1.kern.syscall::17                        7      6.36%     27.27% # number of syscalls executed
+system.cpu1.kern.syscall::23                        3      2.73%     30.00% # number of syscalls executed
+system.cpu1.kern.syscall::24                        3      2.73%     32.73% # number of syscalls executed
+system.cpu1.kern.syscall::33                        5      4.55%     37.27% # number of syscalls executed
+system.cpu1.kern.syscall::45                       21     19.09%     56.36% # number of syscalls executed
+system.cpu1.kern.syscall::47                        3      2.73%     59.09% # number of syscalls executed
+system.cpu1.kern.syscall::59                        1      0.91%     60.00% # number of syscalls executed
+system.cpu1.kern.syscall::71                       31     28.18%     88.18% # number of syscalls executed
+system.cpu1.kern.syscall::74                       10      9.09%     97.27% # number of syscalls executed
+system.cpu1.kern.syscall::132                       3      2.73%    100.00% # number of syscalls executed
+system.cpu1.kern.syscall::total                   110                       # number of syscalls executed
 system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
-system.cpu1.kern.callpal::wripir                  191      0.37%      0.37% # number of callpals executed
-system.cpu1.kern.callpal::wrmces                    1      0.00%      0.37% # number of callpals executed
-system.cpu1.kern.callpal::wrfen                     1      0.00%      0.38% # number of callpals executed
-system.cpu1.kern.callpal::swpctx                 1171      2.27%      2.65% # number of callpals executed
-system.cpu1.kern.callpal::tbi                       5      0.01%      2.66% # number of callpals executed
-system.cpu1.kern.callpal::wrent                     7      0.01%      2.67% # number of callpals executed
-system.cpu1.kern.callpal::swpipl                44279     85.92%     88.59% # number of callpals executed
-system.cpu1.kern.callpal::rdps                   2440      4.73%     93.33% # number of callpals executed
-system.cpu1.kern.callpal::wrkgp                     1      0.00%     93.33% # number of callpals executed
-system.cpu1.kern.callpal::wrusp                     5      0.01%     93.34% # number of callpals executed
-system.cpu1.kern.callpal::rdusp                     1      0.00%     93.34% # number of callpals executed
-system.cpu1.kern.callpal::whami                     3      0.01%     93.34% # number of callpals executed
-system.cpu1.kern.callpal::rti                    3187      6.18%     99.53% # number of callpals executed
-system.cpu1.kern.callpal::callsys                 197      0.38%     99.91% # number of callpals executed
-system.cpu1.kern.callpal::imb                      45      0.09%    100.00% # number of callpals executed
+system.cpu1.kern.callpal::wripir                   20      0.06%      0.06% # number of callpals executed
+system.cpu1.kern.callpal::wrmces                    1      0.00%      0.07% # number of callpals executed
+system.cpu1.kern.callpal::wrfen                     1      0.00%      0.07% # number of callpals executed
+system.cpu1.kern.callpal::swpctx                  440      1.35%      1.42% # number of callpals executed
+system.cpu1.kern.callpal::tbi                       3      0.01%      1.43% # number of callpals executed
+system.cpu1.kern.callpal::wrent                     7      0.02%      1.45% # number of callpals executed
+system.cpu1.kern.callpal::swpipl                26890     82.68%     84.13% # number of callpals executed
+system.cpu1.kern.callpal::rdps                   2393      7.36%     91.49% # number of callpals executed
+system.cpu1.kern.callpal::wrkgp                     1      0.00%     91.50% # number of callpals executed
+system.cpu1.kern.callpal::wrusp                     5      0.02%     91.51% # number of callpals executed
+system.cpu1.kern.callpal::whami                     3      0.01%     91.52% # number of callpals executed
+system.cpu1.kern.callpal::rti                    2569      7.90%     99.42% # number of callpals executed
+system.cpu1.kern.callpal::callsys                 144      0.44%     99.86% # number of callpals executed
+system.cpu1.kern.callpal::imb                      44      0.14%    100.00% # number of callpals executed
 system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
-system.cpu1.kern.callpal::total                 51536                       # number of callpals executed
-system.cpu1.kern.mode_switch::kernel             1550                       # number of protection mode switches
-system.cpu1.kern.mode_switch::user                578                       # number of protection mode switches
-system.cpu1.kern.mode_switch::idle               2436                       # number of protection mode switches
-system.cpu1.kern.mode_good::kernel                794                      
-system.cpu1.kern.mode_good::user                  578                      
-system.cpu1.kern.mode_good::idle                  216                      
-system.cpu1.kern.mode_switch_good::kernel     0.512258                       # fraction of useful protection mode switches
+system.cpu1.kern.callpal::total                 32523                       # number of callpals executed
+system.cpu1.kern.mode_switch::kernel              900                       # number of protection mode switches
+system.cpu1.kern.mode_switch::user                488                       # number of protection mode switches
+system.cpu1.kern.mode_switch::idle               2082                       # number of protection mode switches
+system.cpu1.kern.mode_good::kernel                529                      
+system.cpu1.kern.mode_good::user                  488                      
+system.cpu1.kern.mode_good::idle                   41                      
+system.cpu1.kern.mode_switch_good::kernel     0.587778                       # fraction of useful protection mode switches
 system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::idle      0.088670                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::total     0.347940                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_ticks::kernel        4980780500      0.26%      0.26% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks::user           920793000      0.05%      0.31% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks::idle        1923175472500     99.69%    100.00% # number of ticks spent at the given mode
-system.cpu1.kern.swap_context                    1172                       # number of times the context was actually changed
+system.cpu1.kern.mode_switch_good::idle      0.019693                       # fraction of useful protection mode switches
+system.cpu1.kern.mode_switch_good::total     0.304899                       # fraction of useful protection mode switches
+system.cpu1.kern.mode_ticks::kernel        2122812500      0.11%      0.11% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks::user           785064000      0.04%      0.15% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks::idle        1905743375500     99.85%    100.00% # number of ticks spent at the given mode
+system.cpu1.kern.swap_context                     441                       # number of times the context was actually changed
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
index d6b9de05c..9b89e5da4 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  1.876794                       # Nu
 sim_ticks                                1876794488000                       # Number of ticks simulated
 final_tick                               1876794488000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 142986                       # Simulator instruction rate (inst/s)
-host_op_rate                                   142986                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5064945596                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 335448                       # Number of bytes of host memory used
-host_seconds                                   370.55                       # Real time elapsed on the host
+host_inst_rate                                 156335                       # Simulator instruction rate (inst/s)
+host_op_rate                                   156335                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             5537786455                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 329540                       # Number of bytes of host memory used
+host_seconds                                   338.91                       # Real time elapsed on the host
 sim_insts                                    52982943                       # Number of instructions simulated
 sim_ops                                      52982943                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt
index 555ee4194..f41b81651 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-switcheroo-full/stats.txt
@@ -1,131 +1,131 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  1.843617                       # Number of seconds simulated
-sim_ticks                                1843616607000                       # Number of ticks simulated
-final_tick                               1843616607000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  1.841599                       # Number of seconds simulated
+sim_ticks                                1841599161000                       # Number of ticks simulated
+final_tick                               1841599161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 248643                       # Simulator instruction rate (inst/s)
-host_op_rate                                   248643                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             6281412703                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 335188                       # Number of bytes of host memory used
-host_seconds                                   293.50                       # Real time elapsed on the host
-sim_insts                                    72977545                       # Number of instructions simulated
-sim_ops                                      72977545                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 245408                       # Simulator instruction rate (inst/s)
+host_op_rate                                   245408                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             6773643024                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 331844                       # Number of bytes of host memory used
+host_seconds                                   271.88                       # Real time elapsed on the host
+sim_insts                                    66720805                       # Number of instructions simulated
+sim_ops                                      66720805                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst           493824                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         20821760                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           146560                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          1538304                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst           275200                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data          2511424                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           472448                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         20115392                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           147008                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          2145088                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.inst           298752                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.data          2611904                       # Number of bytes read from this memory
 system.physmem.bytes_read::tsunami.ide            960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             25788032                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       493824                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       146560                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst       275200                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          915584                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7477248                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7477248                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.inst              7716                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            325340                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              2290                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             24036                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst              4300                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data             39241                       # Number of read requests responded to by this memory
+system.physmem.bytes_read::total             25791552                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       472448                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       147008                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu2.inst       298752                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total          918208                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      7488832                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           7488832                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.inst              7382                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            314303                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              2297                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             33517                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.inst              4668                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.data             40811                       # Number of read requests responded to by this memory
 system.physmem.num_reads::tsunami.ide              15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                402938                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          116832                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               116832                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.inst              267856                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            11293975                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               79496                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              834395                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst              149272                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data             1362227                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_reads::total                402993                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          117013                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               117013                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.inst              256542                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data            10922785                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               79826                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data             1164796                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.inst              162224                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.data             1418280                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::tsunami.ide               521                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                13987741                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         267856                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          79496                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst         149272                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             496624                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           4055750                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                4055750                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           4055750                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             267856                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           11293975                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              79496                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             834395                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst             149272                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data            1362227                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::total                14004976                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         256542                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          79826                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu2.inst         162224                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             498593                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           4066483                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                4066483                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           4066483                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             256542                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data           10922785                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              79826                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data            1164796                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.inst             162224                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.data            1418280                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::tsunami.ide              521                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               18043491                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         69882                       # Number of read requests accepted
-system.physmem.writeReqs                        42058                       # Number of write requests accepted
-system.physmem.readBursts                       69882                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      42058                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  4471360                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      1088                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   2689856                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   4472448                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                2691712                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                       17                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_total::total               18071459                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                         81308                       # Number of read requests accepted
+system.physmem.writeReqs                        46917                       # Number of write requests accepted
+system.physmem.readBursts                       81308                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                      46917                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                  5202560                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      1152                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   3000896                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                   5203712                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                3002688                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                       18                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                4380                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                4144                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                4349                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                4638                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                3888                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                4647                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                4275                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                4272                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                4610                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                4314                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               4557                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               4086                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               4064                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               4584                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               4708                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               4349                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                2696                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                2323                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                2672                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                3008                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                2271                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                2656                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                2498                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                2402                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                3013                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                2448                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               2834                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               2439                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               2426                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               2711                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               2911                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               2721                       # Per bank write bursts
+system.physmem.perBankRdBursts::0                4879                       # Per bank write bursts
+system.physmem.perBankRdBursts::1                4860                       # Per bank write bursts
+system.physmem.perBankRdBursts::2                4840                       # Per bank write bursts
+system.physmem.perBankRdBursts::3                5116                       # Per bank write bursts
+system.physmem.perBankRdBursts::4                5145                       # Per bank write bursts
+system.physmem.perBankRdBursts::5                5201                       # Per bank write bursts
+system.physmem.perBankRdBursts::6                5134                       # Per bank write bursts
+system.physmem.perBankRdBursts::7                5033                       # Per bank write bursts
+system.physmem.perBankRdBursts::8                5242                       # Per bank write bursts
+system.physmem.perBankRdBursts::9                4887                       # Per bank write bursts
+system.physmem.perBankRdBursts::10               5474                       # Per bank write bursts
+system.physmem.perBankRdBursts::11               5136                       # Per bank write bursts
+system.physmem.perBankRdBursts::12               4904                       # Per bank write bursts
+system.physmem.perBankRdBursts::13               4973                       # Per bank write bursts
+system.physmem.perBankRdBursts::14               5564                       # Per bank write bursts
+system.physmem.perBankRdBursts::15               4902                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                2770                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                2825                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                2866                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                3058                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                2994                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                2828                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                3105                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                2723                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                3290                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                2741                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               3262                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               2912                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               2689                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               2734                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               3349                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               2743                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           3                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1842604622000                       # Total gap between requests
+system.physmem.numWrRetry                           6                       # Number of times write queue was full causing retry
+system.physmem.totGap                    1840587284000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   69882                       # Read request sizes (log2)
+system.physmem.readPktSize::6                   81308                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  42058                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     49770                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      8408                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                      6338                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      5325                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        14                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                  46917                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                     63682                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                      7542                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                      5539                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                      4493                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                        24                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
@@ -153,188 +153,204 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                        77                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                        54                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                        46                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::0                        78                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                        56                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                        50                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::3                        45                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                        43                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                        41                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                        41                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                        38                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                        44                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                        42                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                        42                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                        37                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::8                        36                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                        37                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                       37                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      735                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     1231                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     2155                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     1800                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     2278                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     2116                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     2042                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     2222                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     2413                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     2273                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     2956                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     3100                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     2549                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     2747                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     2640                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     2552                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     2151                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     1943                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       75                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       63                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       55                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       44                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                       58                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       45                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                       50                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                       57                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                       47                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                       63                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                       87                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      102                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                        36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                      762                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     1293                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     1745                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     1920                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     2366                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     2522                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     2976                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     3539                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     2746                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     3095                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     3372                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     3090                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     2791                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     2903                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     2624                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     2247                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     2267                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     2163                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      143                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                       94                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                       60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                       83                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                       74                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                       67                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                       51                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                       52                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                       72                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                       83                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      102                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                       89                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                       52                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                       40                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                       68                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::48                       66                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       82                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                       60                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       27                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                       38                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       44                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       21                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       18                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                       69                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                       85                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       66                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       66                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                       52                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                       61                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       46                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       39                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::57                       29                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       18                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       18                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       32                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       20                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       18                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        8                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        20044                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      357.274795                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     201.112689                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     369.610579                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127           7222     36.03%     36.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         4570     22.80%     58.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         1644      8.20%     67.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          908      4.53%     71.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          718      3.58%     75.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          515      2.57%     77.71% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          476      2.37%     80.09% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          378      1.89%     81.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         3613     18.03%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          20044                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          1835                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        38.063215                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      849.708875                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           1833     99.89%     99.89% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::58                       37                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       34                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       26                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       22                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                        9                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       13                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        21624                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      379.368110                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     215.960357                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     378.240859                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127           7179     33.20%     33.20% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255         4878     22.56%     55.76% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         1948      9.01%     64.77% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         1045      4.83%     69.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639          873      4.04%     73.64% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767          450      2.08%     75.72% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          417      1.93%     77.65% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023          373      1.72%     79.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         4461     20.63%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          21624                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          2049                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        39.666179                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      981.071588                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           2047     99.90%     99.90% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::2048-4095            1      0.05%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::34816-36863            1      0.05%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            1835                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          1835                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        22.904087                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.705845                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       21.745243                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-7                40      2.18%      2.18% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-15                6      0.33%      2.51% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-23            1558     84.90%     87.41% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-31              20      1.09%     88.50% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-39               5      0.27%     88.77% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-47              16      0.87%     89.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-55              75      4.09%     93.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-63               6      0.33%     94.06% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-71               1      0.05%     94.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-79              15      0.82%     94.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-87              72      3.92%     98.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-95               3      0.16%     99.02% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-103              2      0.11%     99.13% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-111             1      0.05%     99.18% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-135             5      0.27%     99.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-167             1      0.05%     99.51% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::168-175             2      0.11%     99.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::184-191             2      0.11%     99.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-215             2      0.11%     99.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::240-247             1      0.05%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::256-263             2      0.11%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            1835                       # Writes before turning the bus around for reads
-system.physmem.totQLat                      876234250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                2186203000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    349325000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       12541.82                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::43008-45055            1      0.05%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total            2049                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          2049                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        22.883846                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.590123                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       22.999579                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3                33      1.61%      1.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                 8      0.39%      2.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-11                1      0.05%      2.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15               3      0.15%      2.20% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            1695     82.72%     84.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23              48      2.34%     87.26% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              10      0.49%     87.75% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              15      0.73%     88.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35              91      4.44%     92.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39               8      0.39%     93.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43               1      0.05%     93.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47               4      0.20%     93.56% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51               2      0.10%     93.66% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               3      0.15%     93.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               2      0.10%     93.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               2      0.10%     94.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67               2      0.10%     94.09% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               1      0.05%     94.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               2      0.10%     94.24% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83              13      0.63%     94.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               4      0.20%     95.07% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99              77      3.76%     98.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             1      0.05%     98.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             2      0.10%     98.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119             2      0.10%     99.07% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123             1      0.05%     99.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             2      0.10%     99.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             1      0.05%     99.27% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-139             1      0.05%     99.32% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             1      0.05%     99.37% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             1      0.05%     99.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             1      0.05%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175             4      0.20%     99.66% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::184-187             1      0.05%     99.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             1      0.05%     99.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::196-199             1      0.05%     99.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-227             4      0.20%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            2049                       # Writes before turning the bus around for reads
+system.physmem.totQLat                      885699750                       # Total ticks spent queuing
+system.physmem.totMemAccLat                2409887250                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    406450000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       10895.56                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  31291.82                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           2.43                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.46                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        2.43                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.46                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  29645.56                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           2.83                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.63                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        2.83                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.63                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.03                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.02                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.11                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         4.05                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      58965                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     32885                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   84.40                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.19                       # Row buffer hit rate for writes
-system.physmem.avgGap                     16460645.18                       # Average gap between requests
-system.physmem.pageHitRate                      82.07                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                   75547080                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   41146875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 269825400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                133008480                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            89192778480                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            36154606095                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           800813931750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             926680844160                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              667.855224                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   1310352812250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     45599580000                       # Time in different power states
+system.physmem.avgRdQLen                         1.14                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                         7.69                       # Average write queue length when enqueuing
+system.physmem.readRowHits                      69553                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     37002                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   85.56                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  78.87                       # Row buffer hit rate for writes
+system.physmem.avgGap                     14354355.89                       # Average gap between requests
+system.physmem.pageHitRate                      83.11                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                   80733240                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                   43918875                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 313622400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                150135120                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy            89060552880                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            35737868835                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           798596823000                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             923983654350                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              667.983586                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   1308907007000                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     45531980000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      9807496500                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT      9262769000                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                   75985560                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   41344875                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 275121600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                139339440                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            89192778480                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            35610008715                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           799074942000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             924409520670                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              667.996911                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   1311143061750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     45599580000                       # Time in different power states
+system.physmem_1.actEnergy                   82744200                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                   44962500                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 320439600                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                153705600                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy            89060552880                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            35470252125                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           802756182000                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             927888838905                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              667.649647                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   1309307344000                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     45531980000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      9002444500                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT      8896844750                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
 system.cpu0.dtb.fetch_acv                           0                       # ITB acv
 system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.read_hits                     4891655                       # DTB read hits
-system.cpu0.dtb.read_misses                      6160                       # DTB read misses
-system.cpu0.dtb.read_acv                          126                       # DTB read access violations
-system.cpu0.dtb.read_accesses                  428724                       # DTB read accesses
-system.cpu0.dtb.write_hits                    3459344                       # DTB write hits
+system.cpu0.dtb.read_hits                     4808616                       # DTB read hits
+system.cpu0.dtb.read_misses                      6111                       # DTB read misses
+system.cpu0.dtb.read_acv                          122                       # DTB read access violations
+system.cpu0.dtb.read_accesses                  428608                       # DTB read accesses
+system.cpu0.dtb.write_hits                    3411554                       # DTB write hits
 system.cpu0.dtb.write_misses                      685                       # DTB write misses
 system.cpu0.dtb.write_acv                          84                       # DTB write access violations
-system.cpu0.dtb.write_accesses                 165214                       # DTB write accesses
-system.cpu0.dtb.data_hits                     8350999                       # DTB hits
-system.cpu0.dtb.data_misses                      6845                       # DTB misses
-system.cpu0.dtb.data_acv                          210                       # DTB access violations
-system.cpu0.dtb.data_accesses                  593938                       # DTB accesses
-system.cpu0.itb.fetch_hits                    2745673                       # ITB hits
-system.cpu0.itb.fetch_misses                     3063                       # ITB misses
-system.cpu0.itb.fetch_acv                         104                       # ITB acv
-system.cpu0.itb.fetch_accesses                2748736                       # ITB accesses
+system.cpu0.dtb.write_accesses                 164458                       # DTB write accesses
+system.cpu0.dtb.data_hits                     8220170                       # DTB hits
+system.cpu0.dtb.data_misses                      6796                       # DTB misses
+system.cpu0.dtb.data_acv                          206                       # DTB access violations
+system.cpu0.dtb.data_accesses                  593066                       # DTB accesses
+system.cpu0.itb.fetch_hits                    2729287                       # ITB hits
+system.cpu0.itb.fetch_misses                     3056                       # ITB misses
+system.cpu0.itb.fetch_acv                         101                       # ITB acv
+system.cpu0.itb.fetch_accesses                2732343                       # ITB accesses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.read_acv                            0                       # DTB read access violations
@@ -347,32 +363,32 @@ system.cpu0.itb.data_hits                           0                       # DT
 system.cpu0.itb.data_misses                         0                       # DTB misses
 system.cpu0.itb.data_acv                            0                       # DTB access violations
 system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.numCycles                       928907955                       # number of cpu cycles simulated
+system.cpu0.numCycles                       928788202                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    6421                       # number of quiesce instructions executed
-system.cpu0.kern.inst.hwrei                    211433                       # number of hwrei instructions executed
-system.cpu0.kern.ipl_count::0                   74803     40.97%     40.97% # number of times we switched to this ipl
+system.cpu0.kern.inst.quiesce                    6425                       # number of quiesce instructions executed
+system.cpu0.kern.inst.hwrei                    211368                       # number of hwrei instructions executed
+system.cpu0.kern.ipl_count::0                   74795     40.97%     40.97% # number of times we switched to this ipl
 system.cpu0.kern.ipl_count::21                    203      0.11%     41.08% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::22                   1880      1.03%     42.11% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::31                 105704     57.89%    100.00% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::total              182590                       # number of times we switched to this ipl
-system.cpu0.kern.ipl_good::0                    73436     49.30%     49.30% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_count::22                   1878      1.03%     42.11% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::31                 105681     57.89%    100.00% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::total              182557                       # number of times we switched to this ipl
+system.cpu0.kern.ipl_good::0                    73428     49.30%     49.30% # number of times we switched to this ipl from a different ipl
 system.cpu0.kern.ipl_good::21                     203      0.14%     49.44% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::22                    1880      1.26%     50.70% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::31                   73436     49.30%    100.00% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::total               148955                       # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_ticks::0            1820384307000     98.74%     98.74% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::21               39982500      0.00%     98.74% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::22              369735500      0.02%     98.76% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::31            22821848000      1.24%    100.00% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::total        1843615873000                       # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_used::0                 0.981725                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_good::22                    1878      1.26%     50.70% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::31                   73428     49.30%    100.00% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::total               148937                       # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_ticks::0            1818752965500     98.76%     98.76% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::21               39793500      0.00%     98.76% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::22              370197000      0.02%     98.78% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::31            22435471000      1.22%    100.00% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::total        1841598427000                       # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_used::0                 0.981723                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::31                0.694732                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::total             0.815789                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::31                0.694808                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::total             0.815838                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.syscall::2                         8      2.45%      2.45% # number of syscalls executed
 system.cpu0.kern.syscall::3                        30      9.20%     11.66% # number of syscalls executed
 system.cpu0.kern.syscall::4                         4      1.23%     12.88% # number of syscalls executed
@@ -408,499 +424,499 @@ system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # nu
 system.cpu0.kern.callpal::wrmces                    1      0.00%      0.00% # number of callpals executed
 system.cpu0.kern.callpal::wrfen                     1      0.00%      0.00% # number of callpals executed
 system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.00% # number of callpals executed
-system.cpu0.kern.callpal::swpctx                 4174      2.17%      2.17% # number of callpals executed
+system.cpu0.kern.callpal::swpctx                 4175      2.17%      2.17% # number of callpals executed
 system.cpu0.kern.callpal::tbi                      54      0.03%      2.20% # number of callpals executed
 system.cpu0.kern.callpal::wrent                     7      0.00%      2.21% # number of callpals executed
-system.cpu0.kern.callpal::swpipl               175329     91.20%     93.41% # number of callpals executed
-system.cpu0.kern.callpal::rdps                   6784      3.53%     96.94% # number of callpals executed
+system.cpu0.kern.callpal::swpipl               175300     91.20%     93.41% # number of callpals executed
+system.cpu0.kern.callpal::rdps                   6782      3.53%     96.94% # number of callpals executed
 system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.94% # number of callpals executed
 system.cpu0.kern.callpal::wrusp                     7      0.00%     96.94% # number of callpals executed
 system.cpu0.kern.callpal::rdusp                     9      0.00%     96.94% # number of callpals executed
 system.cpu0.kern.callpal::whami                     2      0.00%     96.95% # number of callpals executed
-system.cpu0.kern.callpal::rti                    5177      2.69%     99.64% # number of callpals executed
+system.cpu0.kern.callpal::rti                    5175      2.69%     99.64% # number of callpals executed
 system.cpu0.kern.callpal::callsys                 515      0.27%     99.91% # number of callpals executed
 system.cpu0.kern.callpal::imb                     181      0.09%    100.00% # number of callpals executed
-system.cpu0.kern.callpal::total                192244                       # number of callpals executed
-system.cpu0.kern.mode_switch::kernel             5921                       # number of protection mode switches
-system.cpu0.kern.mode_switch::user               1739                       # number of protection mode switches
-system.cpu0.kern.mode_switch::idle               2096                       # number of protection mode switches
-system.cpu0.kern.mode_good::kernel               1908                      
-system.cpu0.kern.mode_good::user                 1739                      
+system.cpu0.kern.callpal::total                192212                       # number of callpals executed
+system.cpu0.kern.mode_switch::kernel             5922                       # number of protection mode switches
+system.cpu0.kern.mode_switch::user               1737                       # number of protection mode switches
+system.cpu0.kern.mode_switch::idle               2094                       # number of protection mode switches
+system.cpu0.kern.mode_good::kernel               1906                      
+system.cpu0.kern.mode_good::user                 1737                      
 system.cpu0.kern.mode_good::idle                  169                      
-system.cpu0.kern.mode_switch_good::kernel     0.322243                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::kernel     0.321851                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::idle      0.080630                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::total     0.391144                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_ticks::kernel       30037472000      1.63%      1.63% # number of ticks spent at the given mode
-system.cpu0.kern.mode_ticks::user          2599704500      0.14%      1.77% # number of ticks spent at the given mode
-system.cpu0.kern.mode_ticks::idle        1810978694500     98.23%    100.00% # number of ticks spent at the given mode
-system.cpu0.kern.swap_context                    4175                       # number of times the context was actually changed
-system.cpu0.committedInsts                   33609672                       # Number of instructions committed
-system.cpu0.committedOps                     33609672                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses             31482741                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                165750                       # Number of float alu accesses
-system.cpu0.num_func_calls                     801937                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts      4632385                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                    31482741                       # number of integer instructions
-system.cpu0.num_fp_insts                       165750                       # number of float instructions
-system.cpu0.num_int_register_reads           44252512                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          23025410                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads               85784                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes              87202                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                      8380910                       # number of memory refs
-system.cpu0.num_load_insts                    4912915                       # Number of load instructions
-system.cpu0.num_store_insts                   3467995                       # Number of store instructions
-system.cpu0.num_idle_cycles              904803576.609886                       # Number of idle cycles
-system.cpu0.num_busy_cycles              24104378.390114                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.025949                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.974051                       # Percentage of idle cycles
-system.cpu0.Branches                          5693464                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass              1614345      4.80%      4.80% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 22916205     68.17%     72.97% # Class of executed instruction
-system.cpu0.op_class::IntMult                   32373      0.10%     73.07% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     73.07% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                  13074      0.04%     73.11% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                   1630      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.11% # Class of executed instruction
-system.cpu0.op_class::MemRead                 5044574     15.01%     88.12% # Class of executed instruction
-system.cpu0.op_class::MemWrite                3471125     10.33%     98.44% # Class of executed instruction
-system.cpu0.op_class::IprAccess                523401      1.56%    100.00% # Class of executed instruction
+system.cpu0.kern.mode_switch_good::idle      0.080707                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::total     0.390854                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_ticks::kernel       29766458500      1.62%      1.62% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks::user          2570000000      0.14%      1.76% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks::idle        1809261966500     98.24%    100.00% # number of ticks spent at the given mode
+system.cpu0.kern.swap_context                    4176                       # number of times the context was actually changed
+system.cpu0.committedInsts                   30028359                       # Number of instructions committed
+system.cpu0.committedOps                     30028359                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses             27949209                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                163605                       # Number of float alu accesses
+system.cpu0.num_func_calls                     796078                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts      3573160                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                    27949209                       # number of integer instructions
+system.cpu0.num_fp_insts                       163605                       # number of float instructions
+system.cpu0.num_int_register_reads           38472094                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          20603467                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads               84586                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes              86140                       # number of times the floating registers were written
+system.cpu0.num_mem_refs                      8249833                       # number of memory refs
+system.cpu0.num_load_insts                    4829697                       # Number of load instructions
+system.cpu0.num_store_insts                   3420136                       # Number of store instructions
+system.cpu0.num_idle_cycles              907169648.432742                       # Number of idle cycles
+system.cpu0.num_busy_cycles              21618553.567258                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.023276                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.976724                       # Percentage of idle cycles
+system.cpu0.Branches                          4625246                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass              1572413      5.24%      5.24% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 19517057     64.98%     70.22% # Class of executed instruction
+system.cpu0.op_class::IntMult                   31821      0.11%     70.32% # Class of executed instruction
+system.cpu0.op_class::IntDiv                        0      0.00%     70.32% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                  12868      0.04%     70.36% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     70.36% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     70.36% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     70.36% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                   1602      0.01%     70.37% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc                 0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     70.37% # Class of executed instruction
+system.cpu0.op_class::MemRead                 4960051     16.51%     86.88% # Class of executed instruction
+system.cpu0.op_class::MemWrite                3423231     11.40%     98.28% # Class of executed instruction
+system.cpu0.op_class::IprAccess                516318      1.72%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                  33616727                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          1394181                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.997813                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           13501786                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          1394693                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs             9.680830                       # Average number of references to valid blocks.
+system.cpu0.op_class::total                  30035361                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          1394566                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.997816                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           13521910                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          1395078                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs             9.692583                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         10840000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   255.971999                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   119.140649                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu2.data   136.885165                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.499945                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.232697                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu2.data     0.267354                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   257.707457                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data    77.564418                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu2.data   176.725941                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.503335                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.151493                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu2.data     0.345168                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          256                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          257                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         64418479                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        64418479                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data      4048167                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data      1034034                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu2.data      2748996                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total        7831197                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      3168136                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data       783371                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu2.data      1326904                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total       5278411                       # number of WriteReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       114770                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data        19408                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu2.data        58589                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       192767                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       123716                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data        21423                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu2.data        54189                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       199328                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data      7216303                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data      1817405                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu2.data      4075900                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        13109608                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data      7216303                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data      1817405                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu2.data      4075900                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       13109608                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       729786                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data        87342                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu2.data       544507                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      1361635                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       166271                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data        38690                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu2.data       668713                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       873674                       # number of WriteReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         9504                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data         2145                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu2.data         7260                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        18909                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu2.data           22                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       896057                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data       126032                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu2.data      1213220                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       2235309                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       896057                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data       126032                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu2.data      1213220                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      2235309                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2315387000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu2.data   8759785000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  11075172000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   2131162500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu2.data  29470342228                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  31601504728                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data     28793000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data    133300000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    162093000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data       511000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       511000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data   4446549500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu2.data  38230127228                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  42676676728                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data   4446549500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu2.data  38230127228                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  42676676728                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data      4777953                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data      1121376                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu2.data      3293503                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total      9192832                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      3334407                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data       822061                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu2.data      1995617                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total      6152085                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       124274                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data        21553                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data        65849                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       211676                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       123719                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data        21423                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu2.data        54211                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       199353                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data      8112360                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data      1943437                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu2.data      5289120                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     15344917                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data      8112360                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data      1943437                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu2.data      5289120                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     15344917                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.152740                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.077888                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.165328                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.148119                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.049865                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.047065                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.335091                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.142013                       # miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.076476                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.099522                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.110252                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089330                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000024                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data     0.000406                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000125                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.110456                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.064850                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu2.data     0.229380                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.145671                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.110456                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.064850                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu2.data     0.229380                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.145671                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 26509.434178                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 16087.552593                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total  8133.730405                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 55083.031791                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 44070.239741                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 36170.819697                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13423.310023                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 18360.881543                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8572.267174                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 23227.272727                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        20440                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 35281.115114                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 31511.289979                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 19092.070371                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 35281.115114                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 31511.289979                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 19092.070371                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs      1649152                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets         2017                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs            58664                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets             11                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.111823                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets   183.363636                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       836302                       # number of writebacks
-system.cpu0.dcache.writebacks::total           836302                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       286455                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       286455                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data       571181                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total       571181                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data         1840                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1840                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu2.data       857636                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total       857636                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu2.data       857636                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total       857636                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data        87342                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       258052                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       345394                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        38690                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        97532                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       136222                       # number of WriteReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         2145                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data         5420                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7565                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data           22                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total           22                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data       126032                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu2.data       355584                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       481616                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data       126032                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu2.data       355584                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       481616                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         1346                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         1396                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2742                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         1629                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         1971                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3600                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data         2975                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data         3367                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6342                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2228045000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   4632792500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6860837500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   2092472500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   4580895301                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6673367801                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     26648000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     69159500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     95807500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       489000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       489000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   4320517500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data   9213687801                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  13534205301                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   4320517500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data   9213687801                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  13534205301                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    296833500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    314974000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    611807500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data    296833500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data    314974000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total    611807500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.077888                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.078352                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037572                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.047065                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.048873                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022142                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.099522                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.082310                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.035739                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.000406                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000110                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.064850                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.067229                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.031386                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.064850                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.067229                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.031386                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 25509.434178                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 17952.941655                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19863.800471                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 54083.031791                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 46968.126369                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 48988.913692                       # average WriteReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12423.310023                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12760.055351                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12664.573695                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 22227.272727                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22227.272727                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 34281.115114                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 25911.424026                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28101.652148                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 34281.115114                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 25911.424026                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 28101.652148                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 220530.089153                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 225626.074499                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 223124.544128                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 99775.966387                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 93547.371547                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 96469.173762                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements           969392                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.185439                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           43108744                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs           969903                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            44.446449                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      10560905500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   255.222519                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst    86.294219                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu2.inst   169.668701                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.498481                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.168543                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu2.inst     0.331384                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.998409                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.tag_accesses         64423039                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        64423039                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data      3984765                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data      1069804                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu2.data      2772856                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total        7827425                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      3123452                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data       820342                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu2.data      1358314                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total       5302108                       # number of WriteReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       113859                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data        19272                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu2.data        59831                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       192962                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       122665                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data        21310                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu2.data        55350                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       199325                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data      7108217                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data      1890146                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu2.data      4131170                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        13129533                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data      7108217                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data      1890146                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu2.data      4131170                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       13129533                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       711198                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data        95313                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu2.data       558903                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      1365414                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       164044                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data        43456                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu2.data       643142                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       850642                       # number of WriteReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         9353                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data         2169                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu2.data         7565                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        19087                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu2.data           26                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data       875242                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data       138769                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu2.data      1202045                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       2216056                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       875242                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data       138769                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu2.data      1202045                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      2216056                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2254809000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu2.data   8236813000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  10491622000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   1752799000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu2.data  19370305557                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  21123104557                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data     28695000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data    118437000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    147132000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data       416000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       416000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data   4007608000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu2.data  27607118557                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  31614726557                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data   4007608000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu2.data  27607118557                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  31614726557                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data      4695963                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data      1165117                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu2.data      3331759                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total      9192839                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      3287496                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data       863798                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu2.data      2001456                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total      6152750                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       123212                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data        21441                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data        67396                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       212049                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       122666                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data        21310                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu2.data        55376                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       199352                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data      7983459                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data      2028915                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu2.data      5333215                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     15345589                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data      7983459                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data      2028915                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu2.data      5333215                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     15345589                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.151449                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.081806                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.167750                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.148530                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.049899                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.050308                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.321337                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.138254                       # miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.075910                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.101161                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.112247                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.090012                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000008                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data     0.000470                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000135                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.109632                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.068396                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu2.data     0.225388                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.144410                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.109632                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.068396                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu2.data     0.225388                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.144410                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 23656.888357                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14737.464283                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total  7683.839480                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 40335.028535                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 30118.240695                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 24831.955813                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13229.598893                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 15655.915400                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7708.492691                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data        16000                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 15407.407407                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 28879.706563                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 22966.792888                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 14266.212838                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 28879.706563                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 22966.792888                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 14266.212838                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs       997927                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets         2476                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs            58775                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets             19                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.978766                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets   130.315789                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks       836681                       # number of writebacks
+system.cpu0.dcache.writebacks::total           836681                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       289767                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       289767                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data       548232                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total       548232                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data         2018                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2018                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu2.data       837999                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total       837999                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu2.data       837999                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total       837999                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data        95313                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       269136                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       364449                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        43456                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        94910                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       138366                       # number of WriteReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         2169                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data         5547                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7716                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data           26                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data       138769                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu2.data       364046                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       502815                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data       138769                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu2.data       364046                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       502815                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         1131                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         1724                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total         2855                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         1430                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         2033                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total         3463                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data         2561                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data         3757                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total         6318                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2159496000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   4442371500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6601867500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   1709343000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   3045178740                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4754521740                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     26526000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     69860500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     96386500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       390000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       390000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   3868839000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data   7487550240                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  11356389240                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   3868839000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data   7487550240                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  11356389240                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    248693500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    375591500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    624285000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data    248693500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data    375591500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total    624285000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.081806                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.080779                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039645                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.050308                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.047420                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.022488                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.101161                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.082305                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036388                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.000470                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000130                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.068396                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.068260                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.032766                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.068396                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.068260                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.032766                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22656.888357                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 16506.047129                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18114.653902                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 39335.028535                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 32084.909282                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34361.922293                       # average WriteReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12229.598893                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12594.285199                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12491.770347                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data        15000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        15000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 27879.706563                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 20567.593766                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22585.621431                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 27879.706563                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20567.593766                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22585.621431                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 219888.152078                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 217860.498840                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 218663.747811                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 97107.965638                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 99971.120575                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 98810.541311                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements           969876                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.205246                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           39683030                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs           970387                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            40.894025                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      10200405500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   261.920563                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst    65.077972                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu2.inst   184.206711                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.511564                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.127105                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu2.inst     0.359779                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.998448                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses         45070514                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses        45070514                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     33100208                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst      7336693                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu2.inst      2671843                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       43108744                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     33100208                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst      7336693                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu2.inst      2671843                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        43108744                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     33100208                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst      7336693                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu2.inst      2671843                       # number of overall hits
-system.cpu0.icache.overall_hits::total       43108744                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       516519                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst       127611                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu2.inst       347543                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total       991673                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       516519                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst       127611                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu2.inst       347543                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total        991673                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       516519                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst       127611                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu2.inst       347543                       # number of overall misses
-system.cpu0.icache.overall_misses::total       991673                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   1937933000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   5101162473                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total   7039095473                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst   1937933000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu2.inst   5101162473                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total   7039095473                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst   1937933000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu2.inst   5101162473                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total   7039095473                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     33616727                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst      7464304                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu2.inst      3019386                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     44100417                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     33616727                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst      7464304                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu2.inst      3019386                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     44100417                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     33616727                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst      7464304                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu2.inst      3019386                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     44100417                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015365                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.017096                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.115104                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.022487                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015365                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.017096                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu2.inst     0.115104                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.022487                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015365                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.017096                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu2.inst     0.115104                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.022487                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 15186.253536                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14677.787995                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total  7098.202203                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 15186.253536                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14677.787995                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total  7098.202203                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 15186.253536                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14677.787995                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total  7098.202203                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs         8327                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses         41646260                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        41646260                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     29526010                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst      7417850                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu2.inst      2739170                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       39683030                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     29526010                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst      7417850                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu2.inst      2739170                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        39683030                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     29526010                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst      7417850                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu2.inst      2739170                       # number of overall hits
+system.cpu0.icache.overall_hits::total       39683030                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       509351                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst       126603                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu2.inst       356690                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total       992644                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       509351                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst       126603                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu2.inst       356690                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total        992644                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       509351                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst       126603                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu2.inst       356690                       # number of overall misses
+system.cpu0.icache.overall_misses::total       992644                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   1812461000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   4955400483                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total   6767861483                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst   1812461000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu2.inst   4955400483                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total   6767861483                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst   1812461000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu2.inst   4955400483                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total   6767861483                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     30035361                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst      7544453                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu2.inst      3095860                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     40675674                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     30035361                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst      7544453                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu2.inst      3095860                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     40675674                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     30035361                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst      7544453                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu2.inst      3095860                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     40675674                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.016958                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.016781                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.115215                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.024404                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.016958                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.016781                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu2.inst     0.115215                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.024404                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.016958                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.016781                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu2.inst     0.115215                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.024404                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14316.098355                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13892.737343                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  6818.014800                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14316.098355                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13892.737343                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  6818.014800                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14316.098355                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13892.737343                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  6818.014800                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs         4716                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs              386                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs              235                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.572539                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    20.068085                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks       969392                       # number of writebacks
-system.cpu0.icache.writebacks::total           969392                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst        21576                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total        21576                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu2.inst        21576                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total        21576                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu2.inst        21576                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total        21576                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       127611                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       325967                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total       453578                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst       127611                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu2.inst       325967                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total       453578                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst       127611                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu2.inst       325967                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total       453578                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   1810322000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   4484314476                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total   6294636476                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   1810322000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   4484314476                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total   6294636476                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   1810322000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   4484314476                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total   6294636476                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.017096                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.107958                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010285                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.017096                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.107958                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.010285                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.017096                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.107958                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.010285                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14186.253536                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13756.958453                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13877.737624                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 14186.253536                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 13756.958453                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 13877.737624                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 14186.253536                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 13756.958453                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 13877.737624                       # average overall mshr miss latency
+system.cpu0.icache.writebacks::writebacks       969876                       # number of writebacks
+system.cpu0.icache.writebacks::total           969876                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst        22058                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total        22058                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu2.inst        22058                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total        22058                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu2.inst        22058                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total        22058                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       126603                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       334632                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total       461235                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst       126603                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu2.inst       334632                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total       461235                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst       126603                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu2.inst       334632                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total       461235                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   1685858000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   4399066985                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total   6084924985                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   1685858000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   4399066985                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total   6084924985                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   1685858000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   4399066985                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total   6084924985                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.016781                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.108090                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011339                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.016781                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.108090                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.011339                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.016781                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.108090                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.011339                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13316.098355                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13145.984201                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13192.678320                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13316.098355                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 13145.984201                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 13192.678320                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13316.098355                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 13145.984201                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 13192.678320                       # average overall mshr miss latency
 system.cpu1.dtb.fetch_hits                          0                       # ITB hits
 system.cpu1.dtb.fetch_misses                        0                       # ITB misses
 system.cpu1.dtb.fetch_acv                           0                       # ITB acv
 system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.read_hits                     1140904                       # DTB read hits
-system.cpu1.dtb.read_misses                      1286                       # DTB read misses
-system.cpu1.dtb.read_acv                           30                       # DTB read access violations
-system.cpu1.dtb.read_accesses                  118136                       # DTB read accesses
-system.cpu1.dtb.write_hits                     843894                       # DTB write hits
-system.cpu1.dtb.write_misses                      157                       # DTB write misses
-system.cpu1.dtb.write_acv                          18                       # DTB write access violations
-system.cpu1.dtb.write_accesses                  48616                       # DTB write accesses
-system.cpu1.dtb.data_hits                     1984798                       # DTB hits
-system.cpu1.dtb.data_misses                      1443                       # DTB misses
-system.cpu1.dtb.data_acv                           48                       # DTB access violations
-system.cpu1.dtb.data_accesses                  166752                       # DTB accesses
-system.cpu1.itb.fetch_hits                     760414                       # ITB hits
-system.cpu1.itb.fetch_misses                      659                       # ITB misses
-system.cpu1.itb.fetch_acv                          28                       # ITB acv
-system.cpu1.itb.fetch_accesses                 761073                       # ITB accesses
+system.cpu1.dtb.read_hits                     1184324                       # DTB read hits
+system.cpu1.dtb.read_misses                      1316                       # DTB read misses
+system.cpu1.dtb.read_acv                           34                       # DTB read access violations
+system.cpu1.dtb.read_accesses                  141546                       # DTB read accesses
+system.cpu1.dtb.write_hits                     885341                       # DTB write hits
+system.cpu1.dtb.write_misses                      169                       # DTB write misses
+system.cpu1.dtb.write_acv                          22                       # DTB write access violations
+system.cpu1.dtb.write_accesses                  57820                       # DTB write accesses
+system.cpu1.dtb.data_hits                     2069665                       # DTB hits
+system.cpu1.dtb.data_misses                      1485                       # DTB misses
+system.cpu1.dtb.data_acv                           56                       # DTB access violations
+system.cpu1.dtb.data_accesses                  199366                       # DTB accesses
+system.cpu1.itb.fetch_hits                     852668                       # ITB hits
+system.cpu1.itb.fetch_misses                      656                       # ITB misses
+system.cpu1.itb.fetch_acv                          33                       # ITB acv
+system.cpu1.itb.fetch_accesses                 853324                       # ITB accesses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.read_acv                            0                       # DTB read access violations
@@ -913,7 +929,7 @@ system.cpu1.itb.data_hits                           0                       # DT
 system.cpu1.itb.data_misses                         0                       # DTB misses
 system.cpu1.itb.data_acv                            0                       # DTB access violations
 system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.numCycles                       953506414                       # number of cpu cycles simulated
+system.cpu1.numCycles                       953375365                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
@@ -933,94 +949,94 @@ system.cpu1.kern.mode_ticks::kernel                 0                       # nu
 system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
 system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
 system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
-system.cpu1.committedInsts                    7462812                       # Number of instructions committed
-system.cpu1.committedOps                      7462812                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses              6940057                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                 40181                       # Number of float alu accesses
-system.cpu1.num_func_calls                     208293                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts       930314                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                     6940057                       # number of integer instructions
-system.cpu1.num_fp_insts                        40181                       # number of float instructions
-system.cpu1.num_int_register_reads            9712470                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes           5067319                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads               20912                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes              21313                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                      1991766                       # number of memory refs
-system.cpu1.num_load_insts                    1145591                       # Number of load instructions
-system.cpu1.num_store_insts                    846175                       # Number of store instructions
-system.cpu1.num_idle_cycles              924284293.570885                       # Number of idle cycles
-system.cpu1.num_busy_cycles              29222120.429115                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.030647                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.969353                       # Percentage of idle cycles
-system.cpu1.Branches                          1204252                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass               396048      5.31%      5.31% # Class of executed instruction
-system.cpu1.op_class::IntAlu                  4903561     65.69%     71.00% # Class of executed instruction
-system.cpu1.op_class::IntMult                    7744      0.10%     71.10% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     71.10% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                   3327      0.04%     71.15% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                    440      0.01%     71.15% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     71.15% # Class of executed instruction
-system.cpu1.op_class::MemRead                 1174639     15.74%     86.89% # Class of executed instruction
-system.cpu1.op_class::MemWrite                 847384     11.35%     98.24% # Class of executed instruction
-system.cpu1.op_class::IprAccess                131160      1.76%    100.00% # Class of executed instruction
+system.cpu1.committedInsts                    7542911                       # Number of instructions committed
+system.cpu1.committedOps                      7542911                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses              7009980                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                 44709                       # Number of float alu accesses
+system.cpu1.num_func_calls                     205791                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts       911955                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                     7009980                       # number of integer instructions
+system.cpu1.num_fp_insts                        44709                       # number of float instructions
+system.cpu1.num_int_register_reads            9753806                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes           5113025                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads               24116                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes              24503                       # number of times the floating registers were written
+system.cpu1.num_mem_refs                      2076660                       # number of memory refs
+system.cpu1.num_load_insts                    1189039                       # Number of load instructions
+system.cpu1.num_store_insts                    887621                       # Number of store instructions
+system.cpu1.num_idle_cycles              923368497.825425                       # Number of idle cycles
+system.cpu1.num_busy_cycles              30006867.174575                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.031474                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.968526                       # Percentage of idle cycles
+system.cpu1.Branches                          1183564                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass               404590      5.36%      5.36% # Class of executed instruction
+system.cpu1.op_class::IntAlu                  4887103     64.78%     70.14% # Class of executed instruction
+system.cpu1.op_class::IntMult                    8470      0.11%     70.25% # Class of executed instruction
+system.cpu1.op_class::IntDiv                        0      0.00%     70.25% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                   5131      0.07%     70.32% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     70.32% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     70.32% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     70.32% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                    810      0.01%     70.33% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc                 0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     70.33% # Class of executed instruction
+system.cpu1.op_class::MemRead                 1217523     16.14%     86.47% # Class of executed instruction
+system.cpu1.op_class::MemWrite                 888839     11.78%     98.25% # Class of executed instruction
+system.cpu1.op_class::IprAccess                131986      1.75%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                   7464303                       # Class of executed instruction
-system.cpu2.branchPred.lookups               11115445                       # Number of BP lookups
-system.cpu2.branchPred.condPredicted         10184701                       # Number of conditional branches predicted
-system.cpu2.branchPred.condIncorrect           190030                       # Number of conditional branches incorrect
-system.cpu2.branchPred.BTBLookups             8583596                       # Number of BTB lookups
-system.cpu2.branchPred.BTBHits                6500261                       # Number of BTB hits
+system.cpu1.op_class::total                   7544452                       # Class of executed instruction
+system.cpu2.branchPred.lookups               10195062                       # Number of BP lookups
+system.cpu2.branchPred.condPredicted          9245801                       # Number of conditional branches predicted
+system.cpu2.branchPred.condIncorrect           194837                       # Number of conditional branches incorrect
+system.cpu2.branchPred.BTBLookups             7645666                       # Number of BTB lookups
+system.cpu2.branchPred.BTBHits                5489178                       # Number of BTB hits
 system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu2.branchPred.BTBHitPct            75.728879                       # BTB Hit Percentage
-system.cpu2.branchPred.usedRAS                 358939                       # Number of times the RAS was used to get a target.
-system.cpu2.branchPred.RASInCorrect             14100                       # Number of incorrect RAS predictions.
-system.cpu2.branchPred.indirectLookups        1769440                       # Number of indirect predictor lookups.
-system.cpu2.branchPred.indirectHits            184650                       # Number of indirect target hits.
-system.cpu2.branchPred.indirectMisses         1584790                       # Number of indirect misses.
-system.cpu2.branchPredindirectMispredicted        83567                       # Number of mispredicted indirect branches.
+system.cpu2.branchPred.BTBHitPct            71.794635                       # BTB Hit Percentage
+system.cpu2.branchPred.usedRAS                 367323                       # Number of times the RAS was used to get a target.
+system.cpu2.branchPred.RASInCorrect             14555                       # Number of incorrect RAS predictions.
+system.cpu2.branchPred.indirectLookups        1840410                       # Number of indirect predictor lookups.
+system.cpu2.branchPred.indirectHits            186758                       # Number of indirect target hits.
+system.cpu2.branchPred.indirectMisses         1653652                       # Number of indirect misses.
+system.cpu2.branchPredindirectMispredicted        86236                       # Number of mispredicted indirect branches.
 system.cpu2.dtb.fetch_hits                          0                       # ITB hits
 system.cpu2.dtb.fetch_misses                        0                       # ITB misses
 system.cpu2.dtb.fetch_acv                           0                       # ITB acv
 system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu2.dtb.read_hits                     3745527                       # DTB read hits
-system.cpu2.dtb.read_misses                     14326                       # DTB read misses
-system.cpu2.dtb.read_acv                          141                       # DTB read access violations
-system.cpu2.dtb.read_accesses                  264538                       # DTB read accesses
-system.cpu2.dtb.write_hits                    2181134                       # DTB write hits
-system.cpu2.dtb.write_misses                     3579                       # DTB write misses
-system.cpu2.dtb.write_acv                         134                       # DTB write access violations
-system.cpu2.dtb.write_accesses                  94734                       # DTB write accesses
-system.cpu2.dtb.data_hits                     5926661                       # DTB hits
-system.cpu2.dtb.data_misses                     17905                       # DTB misses
-system.cpu2.dtb.data_acv                          275                       # DTB access violations
-system.cpu2.dtb.data_accesses                  359272                       # DTB accesses
-system.cpu2.itb.fetch_hits                     551804                       # ITB hits
-system.cpu2.itb.fetch_misses                     2698                       # ITB misses
-system.cpu2.itb.fetch_acv                         198                       # ITB acv
-system.cpu2.itb.fetch_accesses                 554502                       # ITB accesses
+system.cpu2.dtb.read_hits                     3794321                       # DTB read hits
+system.cpu2.dtb.read_misses                     14980                       # DTB read misses
+system.cpu2.dtb.read_acv                          154                       # DTB read access violations
+system.cpu2.dtb.read_accesses                  231448                       # DTB read accesses
+system.cpu2.dtb.write_hits                    2188085                       # DTB write hits
+system.cpu2.dtb.write_misses                     3764                       # DTB write misses
+system.cpu2.dtb.write_acv                         156                       # DTB write access violations
+system.cpu2.dtb.write_accesses                  84759                       # DTB write accesses
+system.cpu2.dtb.data_hits                     5982406                       # DTB hits
+system.cpu2.dtb.data_misses                     18744                       # DTB misses
+system.cpu2.dtb.data_acv                          310                       # DTB access violations
+system.cpu2.dtb.data_accesses                  316207                       # DTB accesses
+system.cpu2.itb.fetch_hits                     533759                       # ITB hits
+system.cpu2.itb.fetch_misses                     2736                       # ITB misses
+system.cpu2.itb.fetch_acv                         191                       # ITB acv
+system.cpu2.itb.fetch_accesses                 536495                       # ITB accesses
 system.cpu2.itb.read_hits                           0                       # DTB read hits
 system.cpu2.itb.read_misses                         0                       # DTB read misses
 system.cpu2.itb.read_acv                            0                       # DTB read access violations
@@ -1033,303 +1049,303 @@ system.cpu2.itb.data_hits                           0                       # DT
 system.cpu2.itb.data_misses                         0                       # DTB misses
 system.cpu2.itb.data_acv                            0                       # DTB access violations
 system.cpu2.itb.data_accesses                       0                       # DTB accesses
-system.cpu2.numCycles                        32148288                       # number of cpu cycles simulated
+system.cpu2.numCycles                        30327275                       # number of cpu cycles simulated
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.fetch.icacheStallCycles           9118770                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu2.fetch.Insts                      42633402                       # Number of instructions fetch has processed
-system.cpu2.fetch.Branches                   11115445                       # Number of branches that fetch encountered
-system.cpu2.fetch.predictedBranches           7043850                       # Number of branches that fetch has predicted taken
-system.cpu2.fetch.Cycles                     20872660                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu2.fetch.SquashCycles                 537018                       # Number of cycles fetch has spent squashing
-system.cpu2.fetch.TlbCycles                         4                       # Number of cycles fetch has spent waiting for tlb
-system.cpu2.fetch.MiscStallCycles               10698                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu2.fetch.PendingDrainCycles             1962                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu2.fetch.PendingTrapStallCycles        54145                       # Number of stall cycles due to pending traps
-system.cpu2.fetch.PendingQuiesceStallCycles        92611                       # Number of stall cycles due to pending quiesce instructions
-system.cpu2.fetch.IcacheWaitRetryStallCycles          906                       # Number of stall cycles due to full MSHR
-system.cpu2.fetch.CacheLines                  3019400                       # Number of cache lines fetched
-system.cpu2.fetch.IcacheSquashes               130811                       # Number of outstanding Icache misses that were squashed
+system.cpu2.fetch.icacheStallCycles           9354335                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu2.fetch.Insts                      40099246                       # Number of instructions fetch has processed
+system.cpu2.fetch.Branches                   10195062                       # Number of branches that fetch encountered
+system.cpu2.fetch.predictedBranches           6043259                       # Number of branches that fetch has predicted taken
+system.cpu2.fetch.Cycles                     18967134                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu2.fetch.SquashCycles                 549482                       # Number of cycles fetch has spent squashing
+system.cpu2.fetch.TlbCycles                         7                       # Number of cycles fetch has spent waiting for tlb
+system.cpu2.fetch.MiscStallCycles               11119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu2.fetch.PendingDrainCycles             1939                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu2.fetch.PendingTrapStallCycles        54610                       # Number of stall cycles due to pending traps
+system.cpu2.fetch.PendingQuiesceStallCycles        90342                       # Number of stall cycles due to pending quiesce instructions
+system.cpu2.fetch.IcacheWaitRetryStallCycles          596                       # Number of stall cycles due to full MSHR
+system.cpu2.fetch.CacheLines                  3095865                       # Number of cache lines fetched
+system.cpu2.fetch.IcacheSquashes               133552                       # Number of outstanding Icache misses that were squashed
 system.cpu2.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
-system.cpu2.fetch.rateDist::samples          30420027                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::mean             1.401491                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::stdev            2.386543                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::samples          28754585                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::mean             1.394534                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::stdev            2.444600                       # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::0                20612041     67.76%     67.76% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::1                  327280      1.08%     68.83% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::2                  509415      1.67%     70.51% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::3                 5051332     16.61%     87.11% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::4                  910040      2.99%     90.11% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::5                  211501      0.70%     90.80% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::6                  256047      0.84%     91.64% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::7                  439619      1.45%     93.09% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::8                 2102752      6.91%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::0                19879004     69.13%     69.13% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::1                  339943      1.18%     70.32% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::2                  516791      1.80%     72.11% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::3                 4053539     14.10%     86.21% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::4                  887171      3.09%     89.30% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::5                  213563      0.74%     90.04% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::6                  261735      0.91%     90.95% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::7                  444517      1.55%     92.49% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::8                 2158322      7.51%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::total            30420027                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.branchRate                 0.345755                       # Number of branch fetches per cycle
-system.cpu2.fetch.rate                       1.326148                       # Number of inst fetches per cycle
-system.cpu2.decode.IdleCycles                 7385112                       # Number of cycles decode is idle
-system.cpu2.decode.BlockedCycles             13918236                       # Number of cycles decode is blocked
-system.cpu2.decode.RunCycles                  8048801                       # Number of cycles decode is running
-system.cpu2.decode.UnblockCycles               564027                       # Number of cycles decode is unblocking
-system.cpu2.decode.SquashCycles                258008                       # Number of cycles decode is squashing
-system.cpu2.decode.BranchResolved              221892                       # Number of times decode resolved a branch
-system.cpu2.decode.BranchMispred                11066                       # Number of times decode detected a branch misprediction
-system.cpu2.decode.DecodedInsts              38888307                       # Number of instructions handled by decode
-system.cpu2.decode.SquashedInsts                34887                       # Number of squashed instructions handled by decode
-system.cpu2.rename.SquashCycles                258008                       # Number of cycles rename is squashing
-system.cpu2.rename.IdleCycles                 7685688                       # Number of cycles rename is idle
-system.cpu2.rename.BlockCycles                4963925                       # Number of cycles rename is blocking
-system.cpu2.rename.serializeStallCycles       6082795                       # count of cycles rename stalled for serializing inst
-system.cpu2.rename.RunCycles                  8292905                       # Number of cycles rename is running
-system.cpu2.rename.UnblockCycles              2890873                       # Number of cycles rename is unblocking
-system.cpu2.rename.RenamedInsts              37903882                       # Number of instructions processed by rename
-system.cpu2.rename.ROBFullEvents                59292                       # Number of times rename has blocked due to ROB full
-system.cpu2.rename.IQFullEvents                377519                       # Number of times rename has blocked due to IQ full
-system.cpu2.rename.LQFullEvents                110958                       # Number of times rename has blocked due to LQ full
-system.cpu2.rename.SQFullEvents               1815831                       # Number of times rename has blocked due to SQ full
-system.cpu2.rename.RenamedOperands           25463853                       # Number of destination operands rename has renamed
-system.cpu2.rename.RenameLookups             47138476                       # Number of register rename lookups that rename has made
-system.cpu2.rename.int_rename_lookups        47075647                       # Number of integer rename lookups
-system.cpu2.rename.fp_rename_lookups            58641                       # Number of floating rename lookups
-system.cpu2.rename.CommittedMaps             22316309                       # Number of HB maps that are committed
-system.cpu2.rename.UndoneMaps                 3147544                       # Number of HB maps that are undone due to squashing
-system.cpu2.rename.serializingInsts            533093                       # count of serializing insts renamed
-system.cpu2.rename.tempSerializingInsts         73531                       # count of temporary serializing insts renamed
-system.cpu2.rename.skidInsts                  3880120                       # count of insts added to the skid buffer
-system.cpu2.memDep0.insertedLoads             3861851                       # Number of loads inserted to the mem dependence unit.
-system.cpu2.memDep0.insertedStores            2321017                       # Number of stores inserted to the mem dependence unit.
-system.cpu2.memDep0.conflictingLoads           521824                       # Number of conflicting loads.
-system.cpu2.memDep0.conflictingStores          313958                       # Number of conflicting stores.
-system.cpu2.iq.iqInstsAdded                  35078134                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu2.iq.iqNonSpecInstsAdded             686210                       # Number of non-speculative instructions added to the IQ
-system.cpu2.iq.iqInstsIssued                 34388477                       # Number of instructions issued
-system.cpu2.iq.iqSquashedInstsIssued            25878                       # Number of squashed instructions issued
-system.cpu2.iq.iqSquashedInstsExamined        3859283                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu2.iq.iqSquashedOperandsExamined      1728855                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu2.iq.iqSquashedNonSpecRemoved        496373                       # Number of squashed non-spec instructions that were removed
-system.cpu2.iq.issued_per_cycle::samples     30420027                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::mean        1.130455                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::stdev       1.630155                       # Number of insts issued each cycle
+system.cpu2.fetch.rateDist::total            28754585                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.branchRate                 0.336168                       # Number of branch fetches per cycle
+system.cpu2.fetch.rate                       1.322217                       # Number of inst fetches per cycle
+system.cpu2.decode.IdleCycles                 7569976                       # Number of cycles decode is idle
+system.cpu2.decode.BlockedCycles             12996616                       # Number of cycles decode is blocked
+system.cpu2.decode.RunCycles                  7107544                       # Number of cycles decode is running
+system.cpu2.decode.UnblockCycles               570612                       # Number of cycles decode is unblocking
+system.cpu2.decode.SquashCycles                263955                       # Number of cycles decode is squashing
+system.cpu2.decode.BranchResolved              225265                       # Number of times decode resolved a branch
+system.cpu2.decode.BranchMispred                11264                       # Number of times decode detected a branch misprediction
+system.cpu2.decode.DecodedInsts              36283979                       # Number of instructions handled by decode
+system.cpu2.decode.SquashedInsts                35882                       # Number of squashed instructions handled by decode
+system.cpu2.rename.SquashCycles                263955                       # Number of cycles rename is squashing
+system.cpu2.rename.IdleCycles                 7872857                       # Number of cycles rename is idle
+system.cpu2.rename.BlockCycles                4931794                       # Number of cycles rename is blocking
+system.cpu2.rename.serializeStallCycles       5918579                       # count of cycles rename stalled for serializing inst
+system.cpu2.rename.RunCycles                  7355041                       # Number of cycles rename is running
+system.cpu2.rename.UnblockCycles              2166486                       # Number of cycles rename is unblocking
+system.cpu2.rename.RenamedInsts              35279837                       # Number of instructions processed by rename
+system.cpu2.rename.ROBFullEvents                60983                       # Number of times rename has blocked due to ROB full
+system.cpu2.rename.IQFullEvents                402801                       # Number of times rename has blocked due to IQ full
+system.cpu2.rename.LQFullEvents                 76926                       # Number of times rename has blocked due to LQ full
+system.cpu2.rename.SQFullEvents               1084115                       # Number of times rename has blocked due to SQ full
+system.cpu2.rename.RenamedOperands           23748051                       # Number of destination operands rename has renamed
+system.cpu2.rename.RenameLookups             43586446                       # Number of register rename lookups that rename has made
+system.cpu2.rename.int_rename_lookups        43526101                       # Number of integer rename lookups
+system.cpu2.rename.fp_rename_lookups            56436                       # Number of floating rename lookups
+system.cpu2.rename.CommittedMaps             20540056                       # Number of HB maps that are committed
+system.cpu2.rename.UndoneMaps                 3207995                       # Number of HB maps that are undone due to squashing
+system.cpu2.rename.serializingInsts            542145                       # count of serializing insts renamed
+system.cpu2.rename.tempSerializingInsts         75307                       # count of temporary serializing insts renamed
+system.cpu2.rename.skidInsts                  3912291                       # count of insts added to the skid buffer
+system.cpu2.memDep0.insertedLoads             3917277                       # Number of loads inserted to the mem dependence unit.
+system.cpu2.memDep0.insertedStores            2333144                       # Number of stores inserted to the mem dependence unit.
+system.cpu2.memDep0.conflictingLoads           542030                       # Number of conflicting loads.
+system.cpu2.memDep0.conflictingStores          329847                       # Number of conflicting stores.
+system.cpu2.iq.iqInstsAdded                  32377023                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu2.iq.iqNonSpecInstsAdded             701408                       # Number of non-speculative instructions added to the IQ
+system.cpu2.iq.iqInstsIssued                 31676973                       # Number of instructions issued
+system.cpu2.iq.iqSquashedInstsIssued            27053                       # Number of squashed instructions issued
+system.cpu2.iq.iqSquashedInstsExamined        3928896                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu2.iq.iqSquashedOperandsExamined      1754776                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu2.iq.iqSquashedNonSpecRemoved        507029                       # Number of squashed non-spec instructions that were removed
+system.cpu2.iq.issued_per_cycle::samples     28754585                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::mean        1.101632                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::stdev       1.635117                       # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::0           18175934     59.75%     59.75% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::1            2731876      8.98%     68.73% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::2            1376382      4.52%     73.26% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::3            5800287     19.07%     92.32% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::4            1083705      3.56%     95.88% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::5             612376      2.01%     97.90% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::6             420135      1.38%     99.28% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::7             169190      0.56%     99.84% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::8              50142      0.16%    100.00% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::0           17376990     60.43%     60.43% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::1            2804831      9.75%     70.19% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::2            1408095      4.90%     75.08% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::3            4807285     16.72%     91.80% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::4            1079199      3.75%     95.55% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::5             630267      2.19%     97.75% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::6             421060      1.46%     99.21% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::7             175258      0.61%     99.82% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::8              51600      0.18%    100.00% # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::total       30420027                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::total       28754585                       # Number of insts issued each cycle
 system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntAlu                  80804     19.32%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemRead                207140     49.52%     68.84% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemWrite               130362     31.16%    100.00% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntAlu                  83759     19.66%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntMult                     0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntDiv                      0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatMult                   0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMult                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdShift                   0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     19.66% # attempts to use FU when none available
+system.cpu2.iq.fu_full::MemRead                210235     49.34%     69.00% # attempts to use FU when none available
+system.cpu2.iq.fu_full::MemWrite               132097     31.00%    100.00% # attempts to use FU when none available
 system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu2.iq.FU_type_0::No_OpClass             3134      0.01%      0.01% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntAlu             27917447     81.18%     81.19% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntMult               21186      0.06%     81.25% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     81.25% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatAdd              22118      0.06%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatDiv               1566      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.32% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemRead             3912960     11.38%     92.70% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemWrite            2212878      6.43%     99.14% # Type of FU issued
-system.cpu2.iq.FU_type_0::IprAccess            297188      0.86%    100.00% # Type of FU issued
+system.cpu2.iq.FU_type_0::No_OpClass             2450      0.01%      0.01% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntAlu             25141274     79.37%     79.38% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntMult               20994      0.07%     79.44% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     79.44% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatAdd              20528      0.06%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatDiv               1224      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.51% # Type of FU issued
+system.cpu2.iq.FU_type_0::MemRead             3966361     12.52%     92.03% # Type of FU issued
+system.cpu2.iq.FU_type_0::MemWrite            2221145      7.01%     99.04% # Type of FU issued
+system.cpu2.iq.FU_type_0::IprAccess            302997      0.96%    100.00% # Type of FU issued
 system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::total              34388477                       # Type of FU issued
-system.cpu2.iq.rate                          1.069683                       # Inst issue rate
-system.cpu2.iq.fu_busy_cnt                     418306                       # FU busy when requested
-system.cpu2.iq.fu_busy_rate                  0.012164                       # FU busy rate (busy events/executed inst)
-system.cpu2.iq.int_inst_queue_reads          99374264                       # Number of integer instruction queue reads
-system.cpu2.iq.int_inst_queue_writes         39499421                       # Number of integer instruction queue writes
-system.cpu2.iq.int_inst_queue_wakeup_accesses     33606798                       # Number of integer instruction queue wakeup accesses
-system.cpu2.iq.fp_inst_queue_reads             266901                       # Number of floating instruction queue reads
-system.cpu2.iq.fp_inst_queue_writes            130860                       # Number of floating instruction queue writes
-system.cpu2.iq.fp_inst_queue_wakeup_accesses       122949                       # Number of floating instruction queue wakeup accesses
-system.cpu2.iq.int_alu_accesses              34661254                       # Number of integer alu accesses
-system.cpu2.iq.fp_alu_accesses                 142395                       # Number of floating point alu accesses
-system.cpu2.iew.lsq.thread0.forwLoads          213891                       # Number of loads that had data forwarded from stores
+system.cpu2.iq.FU_type_0::total              31676973                       # Type of FU issued
+system.cpu2.iq.rate                          1.044504                       # Inst issue rate
+system.cpu2.iq.fu_busy_cnt                     426091                       # FU busy when requested
+system.cpu2.iq.fu_busy_rate                  0.013451                       # FU busy rate (busy events/executed inst)
+system.cpu2.iq.int_inst_queue_reads          92299555                       # Number of integer instruction queue reads
+system.cpu2.iq.int_inst_queue_writes         36885759                       # Number of integer instruction queue writes
+system.cpu2.iq.int_inst_queue_wakeup_accesses     30885842                       # Number of integer instruction queue wakeup accesses
+system.cpu2.iq.fp_inst_queue_reads             262120                       # Number of floating instruction queue reads
+system.cpu2.iq.fp_inst_queue_writes            128344                       # Number of floating instruction queue writes
+system.cpu2.iq.fp_inst_queue_wakeup_accesses       120451                       # Number of floating instruction queue wakeup accesses
+system.cpu2.iq.int_alu_accesses              31960571                       # Number of integer alu accesses
+system.cpu2.iq.fp_alu_accesses                 140043                       # Number of floating point alu accesses
+system.cpu2.iew.lsq.thread0.forwLoads          222851                       # Number of loads that had data forwarded from stores
 system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu2.iew.lsq.thread0.squashedLoads       829369                       # Number of loads squashed
-system.cpu2.iew.lsq.thread0.ignoredResponses         1314                       # Number of memory responses ignored because the instruction is squashed
-system.cpu2.iew.lsq.thread0.memOrderViolation         6796                       # Number of memory ordering violations
-system.cpu2.iew.lsq.thread0.squashedStores       267816                       # Number of stores squashed
+system.cpu2.iew.lsq.thread0.squashedLoads       843917                       # Number of loads squashed
+system.cpu2.iew.lsq.thread0.ignoredResponses         1448                       # Number of memory responses ignored because the instruction is squashed
+system.cpu2.iew.lsq.thread0.memOrderViolation         6897                       # Number of memory ordering violations
+system.cpu2.iew.lsq.thread0.squashedStores       272853                       # Number of stores squashed
 system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu2.iew.lsq.thread0.rescheduledLoads         4168                       # Number of loads that were rescheduled
-system.cpu2.iew.lsq.thread0.cacheBlocked       214093                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu2.iew.lsq.thread0.rescheduledLoads         4760                       # Number of loads that were rescheduled
+system.cpu2.iew.lsq.thread0.cacheBlocked       213103                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu2.iew.iewSquashCycles                258008                       # Number of cycles IEW is squashing
-system.cpu2.iew.iewBlockCycles                4262177                       # Number of cycles IEW is blocking
-system.cpu2.iew.iewUnblockCycles               221870                       # Number of cycles IEW is unblocking
-system.cpu2.iew.iewDispatchedInsts           37207095                       # Number of instructions dispatched to IQ
-system.cpu2.iew.iewDispSquashedInsts            66855                       # Number of squashed instructions skipped by dispatch
-system.cpu2.iew.iewDispLoadInsts              3861851                       # Number of dispatched load instructions
-system.cpu2.iew.iewDispStoreInsts             2321017                       # Number of dispatched store instructions
-system.cpu2.iew.iewDispNonSpecInsts            613182                       # Number of dispatched non-speculative instructions
-system.cpu2.iew.iewIQFullEvents                 13352                       # Number of times the IQ has become full, causing a stall
-system.cpu2.iew.iewLSQFullEvents               173159                       # Number of times the LSQ has become full, causing a stall
-system.cpu2.iew.memOrderViolationEvents          6796                       # Number of memory order violations
-system.cpu2.iew.predictedTakenIncorrect         74128                       # Number of branches that were predicted taken incorrectly
-system.cpu2.iew.predictedNotTakenIncorrect       200909                       # Number of branches that were predicted not taken incorrectly
-system.cpu2.iew.branchMispredicts              275037                       # Number of branch mispredicts detected at execute
-system.cpu2.iew.iewExecutedInsts             34112414                       # Number of executed instructions
-system.cpu2.iew.iewExecLoadInsts              3770128                       # Number of load instructions executed
-system.cpu2.iew.iewExecSquashedInsts           276063                       # Number of squashed instructions skipped in execute
+system.cpu2.iew.iewSquashCycles                263955                       # Number of cycles IEW is squashing
+system.cpu2.iew.iewBlockCycles                4308277                       # Number of cycles IEW is blocking
+system.cpu2.iew.iewUnblockCycles               202891                       # Number of cycles IEW is unblocking
+system.cpu2.iew.iewDispatchedInsts           34565468                       # Number of instructions dispatched to IQ
+system.cpu2.iew.iewDispSquashedInsts            70386                       # Number of squashed instructions skipped by dispatch
+system.cpu2.iew.iewDispLoadInsts              3917277                       # Number of dispatched load instructions
+system.cpu2.iew.iewDispStoreInsts             2333144                       # Number of dispatched store instructions
+system.cpu2.iew.iewDispNonSpecInsts            625709                       # Number of dispatched non-speculative instructions
+system.cpu2.iew.iewIQFullEvents                 13182                       # Number of times the IQ has become full, causing a stall
+system.cpu2.iew.iewLSQFullEvents               148814                       # Number of times the LSQ has become full, causing a stall
+system.cpu2.iew.memOrderViolationEvents          6897                       # Number of memory order violations
+system.cpu2.iew.predictedTakenIncorrect         76158                       # Number of branches that were predicted taken incorrectly
+system.cpu2.iew.predictedNotTakenIncorrect       205534                       # Number of branches that were predicted not taken incorrectly
+system.cpu2.iew.branchMispredicts              281692                       # Number of branch mispredicts detected at execute
+system.cpu2.iew.iewExecutedInsts             31394525                       # Number of executed instructions
+system.cpu2.iew.iewExecLoadInsts              3819678                       # Number of load instructions executed
+system.cpu2.iew.iewExecSquashedInsts           282448                       # Number of squashed instructions skipped in execute
 system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu2.iew.exec_nop                      1442751                       # number of nop insts executed
-system.cpu2.iew.exec_refs                     5960966                       # number of memory reference insts executed
-system.cpu2.iew.exec_branches                 7830155                       # Number of branches executed
-system.cpu2.iew.exec_stores                   2190838                       # Number of stores executed
-system.cpu2.iew.exec_rate                    1.061096                       # Inst execution rate
-system.cpu2.iew.wb_sent                      33803794                       # cumulative count of insts sent to commit
-system.cpu2.iew.wb_count                     33729747                       # cumulative count of insts written-back
-system.cpu2.iew.wb_producers                 19634882                       # num instructions producing a value
-system.cpu2.iew.wb_consumers                 23447045                       # num instructions consuming a value
-system.cpu2.iew.wb_rate                      1.049193                       # insts written-back per cycle
-system.cpu2.iew.wb_fanout                    0.837414                       # average fanout of values written-back
-system.cpu2.commit.commitSquashedInsts        4049200                       # The number of squashed insts skipped by commit
-system.cpu2.commit.commitNonSpecStalls         189837                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu2.commit.branchMispredicts           246514                       # The number of times a branch was mispredicted
-system.cpu2.commit.committed_per_cycle::samples     29720868                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::mean     1.113415                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::stdev     1.846179                       # Number of insts commited each cycle
+system.cpu2.iew.exec_nop                      1487037                       # number of nop insts executed
+system.cpu2.iew.exec_refs                     6017890                       # number of memory reference insts executed
+system.cpu2.iew.exec_branches                 6848661                       # Number of branches executed
+system.cpu2.iew.exec_stores                   2198212                       # Number of stores executed
+system.cpu2.iew.exec_rate                    1.035191                       # Inst execution rate
+system.cpu2.iew.wb_sent                      31083503                       # cumulative count of insts sent to commit
+system.cpu2.iew.wb_count                     31006293                       # cumulative count of insts written-back
+system.cpu2.iew.wb_producers                 17785830                       # num instructions producing a value
+system.cpu2.iew.wb_consumers                 21615859                       # num instructions consuming a value
+system.cpu2.iew.wb_rate                      1.022390                       # insts written-back per cycle
+system.cpu2.iew.wb_fanout                    0.822814                       # average fanout of values written-back
+system.cpu2.commit.commitSquashedInsts        4127890                       # The number of squashed insts skipped by commit
+system.cpu2.commit.commitNonSpecStalls         194379                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu2.commit.branchMispredicts           252373                       # The number of times a branch was mispredicted
+system.cpu2.commit.committed_per_cycle::samples     28042775                       # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::mean     1.083004                       # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::stdev     1.865926                       # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::0     18948933     63.76%     63.76% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::1      2226621      7.49%     71.25% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::2      1117677      3.76%     75.01% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::3      5469793     18.40%     93.41% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::4       585496      1.97%     95.38% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::5       200130      0.67%     96.06% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::6       163612      0.55%     96.61% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::7       172854      0.58%     97.19% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::8       835752      2.81%    100.00% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::0     18161783     64.76%     64.76% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::1      2276613      8.12%     72.88% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::2      1151869      4.11%     76.99% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::3      4491226     16.02%     93.01% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::4       562178      2.00%     95.01% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::5       204579      0.73%     95.74% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::6       167176      0.60%     96.34% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::7       177068      0.63%     96.97% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::8       850283      3.03%    100.00% # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::total     29720868                       # Number of insts commited each cycle
-system.cpu2.commit.committedInsts            33091654                       # Number of instructions committed
-system.cpu2.commit.committedOps              33091654                       # Number of ops (including micro ops) committed
+system.cpu2.commit.committed_per_cycle::total     28042775                       # Number of insts commited each cycle
+system.cpu2.commit.committedInsts            30370432                       # Number of instructions committed
+system.cpu2.commit.committedOps              30370432                       # Number of ops (including micro ops) committed
 system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu2.commit.refs                       5085683                       # Number of memory references committed
-system.cpu2.commit.loads                      3032482                       # Number of loads committed
-system.cpu2.commit.membars                      66632                       # Number of memory barriers committed
-system.cpu2.commit.branches                   7528249                       # Number of branches committed
-system.cpu2.commit.fp_insts                    118326                       # Number of committed floating point instructions.
-system.cpu2.commit.int_insts                 31611835                       # Number of committed integer instructions.
-system.cpu2.commit.function_calls              236844                       # Number of function calls committed.
-system.cpu2.commit.op_class_0::No_OpClass      1189725      3.60%      3.60% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntAlu        26406955     79.80%     83.39% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntMult          20610      0.06%     83.46% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntDiv               0      0.00%     83.46% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatAdd         21680      0.07%     83.52% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     83.52% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     83.52% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatMult            0      0.00%     83.52% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatDiv          1566      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMult             0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShift            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.53% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemRead        3099114      9.37%     92.89% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemWrite       2054816      6.21%     99.10% # Class of committed instruction
-system.cpu2.commit.op_class_0::IprAccess       297188      0.90%    100.00% # Class of committed instruction
+system.cpu2.commit.refs                       5133651                       # Number of memory references committed
+system.cpu2.commit.loads                      3073360                       # Number of loads committed
+system.cpu2.commit.membars                      68499                       # Number of memory barriers committed
+system.cpu2.commit.branches                   6541282                       # Number of branches committed
+system.cpu2.commit.fp_insts                    116010                       # Number of committed floating point instructions.
+system.cpu2.commit.int_insts                 28852886                       # Number of committed integer instructions.
+system.cpu2.commit.function_calls              241096                       # Number of function calls committed.
+system.cpu2.commit.op_class_0::No_OpClass      1223345      4.03%      4.03% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntAlu        23598567     77.70%     81.73% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntMult          20428      0.07%     81.80% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntDiv               0      0.00%     81.80% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatAdd         20084      0.07%     81.86% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     81.86% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     81.86% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatMult            0      0.00%     81.86% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatDiv          1224      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdShift            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.87% # Class of committed instruction
+system.cpu2.commit.op_class_0::MemRead        3141859     10.35%     92.21% # Class of committed instruction
+system.cpu2.commit.op_class_0::MemWrite       2061928      6.79%     99.00% # Class of committed instruction
+system.cpu2.commit.op_class_0::IprAccess       302997      1.00%    100.00% # Class of committed instruction
 system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::total         33091654                       # Class of committed instruction
-system.cpu2.commit.bw_lim_events               835752                       # number cycles where commit BW limit reached
-system.cpu2.rob.rob_reads                    65950880                       # The number of ROB reads
-system.cpu2.rob.rob_writes                   74981980                       # The number of ROB writes
-system.cpu2.timesIdled                         163418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu2.idleCycles                        1728261                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu2.quiesceCycles                  1747565688                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu2.committedInsts                   31905061                       # Number of Instructions Simulated
-system.cpu2.committedOps                     31905061                       # Number of Ops (including micro ops) Simulated
-system.cpu2.cpi                              1.007623                       # CPI: Cycles Per Instruction
-system.cpu2.cpi_total                        1.007623                       # CPI: Total CPI of All Threads
-system.cpu2.ipc                              0.992434                       # IPC: Instructions Per Cycle
-system.cpu2.ipc_total                        0.992434                       # IPC: Total IPC of All Threads
-system.cpu2.int_regfile_reads                44683951                       # number of integer regfile reads
-system.cpu2.int_regfile_writes               23750131                       # number of integer regfile writes
-system.cpu2.fp_regfile_reads                    73395                       # number of floating regfile reads
-system.cpu2.fp_regfile_writes                   76222                       # number of floating regfile writes
-system.cpu2.misc_regfile_reads                5369196                       # number of misc regfile reads
-system.cpu2.misc_regfile_writes                267799                       # number of misc regfile writes
+system.cpu2.commit.op_class_0::total         30370432                       # Class of committed instruction
+system.cpu2.commit.bw_lim_events               850283                       # number cycles where commit BW limit reached
+system.cpu2.rob.rob_reads                    61616016                       # The number of ROB reads
+system.cpu2.rob.rob_writes                   69709723                       # The number of ROB writes
+system.cpu2.timesIdled                         166720                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu2.idleCycles                        1572690                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu2.quiesceCycles                  1745481695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu2.committedInsts                   29149535                       # Number of Instructions Simulated
+system.cpu2.committedOps                     29149535                       # Number of Ops (including micro ops) Simulated
+system.cpu2.cpi                              1.040403                       # CPI: Cycles Per Instruction
+system.cpu2.cpi_total                        1.040403                       # CPI: Total CPI of All Threads
+system.cpu2.ipc                              0.961166                       # IPC: Instructions Per Cycle
+system.cpu2.ipc_total                        0.961166                       # IPC: Total IPC of All Threads
+system.cpu2.int_regfile_reads                41087551                       # number of integer regfile reads
+system.cpu2.int_regfile_writes               22005301                       # number of integer regfile writes
+system.cpu2.fp_regfile_reads                    71153                       # number of floating regfile reads
+system.cpu2.fp_regfile_writes                   74234                       # number of floating regfile writes
+system.cpu2.misc_regfile_reads                4377642                       # number of misc regfile reads
+system.cpu2.misc_regfile_writes                272877                       # number of misc regfile writes
 system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
 system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
 system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
@@ -1344,9 +1360,9 @@ system.disk2.dma_write_bytes                     8192                       # Nu
 system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
 system.iobus.trans_dist::ReadReq                 7317                       # Transaction distribution
 system.iobus.trans_dist::ReadResp                7317                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               51364                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              51364                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5196                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::WriteReq               51362                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              51362                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5192                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1006                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Packet count per connected master and slave (bytes)
@@ -1355,11 +1371,11 @@ system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        1825
 system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1904                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6672                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          102                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total        33912                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total        33908                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83450                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.tsunami.ide.dma::total        83450                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  117362                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        20784                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  117358                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        20768                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2717                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio            5                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio            5                       # Cumulative packet size per connected master and slave (bytes)
@@ -1368,35 +1384,35 @@ system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9128
 system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7596                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4193                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          204                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total        45584                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total        45568                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661608                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.tsunami.ide.dma::total      2661608                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2707192                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy              2556000                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  2707176                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy              2373500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               130500                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               135500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer22.occupancy               65000                       # Layer occupancy (ticks)
+system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
 system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6361000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             5872500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy             2150000                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy             2528000                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer27.occupancy            80490654                       # Layer occupancy (ticks)
+system.iobus.reqLayer27.occupancy            89904673                       # Layer occupancy (ticks)
 system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy             9084000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy             9173000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer1.occupancy            15688000                       # Layer occupancy (ticks)
+system.iobus.respLayer1.occupancy            17468000                       # Layer occupancy (ticks)
 system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
 system.iocache.tags.replacements                41685                       # number of replacements
-system.iocache.tags.tagsinuse                1.261471                       # Cycle average of tags in use
+system.iocache.tags.tagsinuse                1.254561                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
 system.iocache.tags.sampled_refs                41701                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         1694927317000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::tsunami.ide     1.261471                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::tsunami.ide     0.078842                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.078842                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         1693898501000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::tsunami.ide     1.254561                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::tsunami.ide     0.078410                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.078410                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
@@ -1410,14 +1426,14 @@ system.iocache.demand_misses::tsunami.ide        41725                       # n
 system.iocache.demand_misses::total             41725                       # number of demand (read+write) misses
 system.iocache.overall_misses::tsunami.ide        41725                       # number of overall misses
 system.iocache.overall_misses::total            41725                       # number of overall misses
-system.iocache.ReadReq_miss_latency::tsunami.ide      9857962                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total      9857962                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::tsunami.ide   1957317692                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   1957317692                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::tsunami.ide   1967175654                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   1967175654                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::tsunami.ide   1967175654                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   1967175654                       # number of overall miss cycles
+system.iocache.ReadReq_miss_latency::tsunami.ide      9598462                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total      9598462                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::tsunami.ide   2019796211                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   2019796211                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::tsunami.ide   2029394673                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   2029394673                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::tsunami.ide   2029394673                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   2029394673                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::tsunami.ide          173                       # number of ReadReq accesses(hits+misses)
 system.iocache.ReadReq_accesses::total            173                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::tsunami.ide        41552                       # number of WriteLineReq accesses(hits+misses)
@@ -1434,14 +1450,14 @@ system.iocache.demand_miss_rate::tsunami.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::tsunami.ide 56982.439306                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 56982.439306                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 47105.258279                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 47105.258279                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::tsunami.ide 47146.211001                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 47146.211001                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::tsunami.ide 47146.211001                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 47146.211001                       # average overall miss latency
+system.iocache.ReadReq_avg_miss_latency::tsunami.ide 55482.439306                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 55482.439306                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 48608.880704                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 48608.880704                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::tsunami.ide 48637.379820                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 48637.379820                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::tsunami.ide 48637.379820                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 48637.379820                       # average overall miss latency
 system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
@@ -1450,469 +1466,475 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           41512                       # number of writebacks
 system.iocache.writebacks::total                41512                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::tsunami.ide           68                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::tsunami.ide        15504                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total        15504                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::tsunami.ide        15572                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        15572                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::tsunami.ide        15572                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        15572                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6457962                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total      6457962                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1181451904                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   1181451904                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::tsunami.ide   1187909866                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   1187909866                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::tsunami.ide   1187909866                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   1187909866                       # number of overall MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_rate::tsunami.ide     0.393064                       # mshr miss rate for ReadReq accesses
-system.iocache.ReadReq_mshr_miss_rate::total     0.393064                       # mshr miss rate for ReadReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide     0.373123                       # mshr miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::total     0.373123                       # mshr miss rate for WriteLineReq accesses
-system.iocache.demand_mshr_miss_rate::tsunami.ide     0.373206                       # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total     0.373206                       # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::tsunami.ide     0.373206                       # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total     0.373206                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 94970.029412                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 94970.029412                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76203.038184                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76203.038184                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76284.990110                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76284.990110                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76284.990110                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76284.990110                       # average overall mshr miss latency
-system.l2c.tags.replacements                   337717                       # number of replacements
-system.l2c.tags.tagsinuse                65421.749224                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4019101                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   402879                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     9.975951                       # Average number of references to valid blocks.
+system.iocache.ReadReq_mshr_misses::tsunami.ide           70                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::tsunami.ide        17280                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total        17280                       # number of WriteLineReq MSHR misses
+system.iocache.demand_mshr_misses::tsunami.ide        17350                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        17350                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::tsunami.ide        17350                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        17350                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6098462                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total      6098462                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1154802593                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   1154802593                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::tsunami.ide   1160901055                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   1160901055                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::tsunami.ide   1160901055                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   1160901055                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::tsunami.ide     0.404624                       # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total     0.404624                       # mshr miss rate for ReadReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide     0.415864                       # mshr miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::total     0.415864                       # mshr miss rate for WriteLineReq accesses
+system.iocache.demand_mshr_miss_rate::tsunami.ide     0.415818                       # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total     0.415818                       # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::tsunami.ide     0.415818                       # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total     0.415818                       # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 87120.885714                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 87120.885714                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66828.853762                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66828.853762                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66910.723631                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 66910.723631                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66910.723631                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 66910.723631                       # average overall mshr miss latency
+system.l2c.tags.replacements                   337756                       # number of replacements
+system.l2c.tags.tagsinuse                65421.322565                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4020988                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   402918                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     9.979668                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                614754000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   54773.516183                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     2590.636201                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2882.802644                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      510.736952                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      556.623198                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst     2023.578800                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data     2083.855246                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.835778                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.039530                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.043988                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.007793                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.008493                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.030877                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.031797                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.998257                       # Average percentage of cache occupancy
+system.l2c.tags.occ_blocks::writebacks   54641.026539                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     2330.416055                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2713.129703                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      574.927105                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      600.162086                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.inst     2250.445944                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.data     2311.215132                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.833756                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.035559                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.041399                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.008773                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.009158                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.inst       0.034339                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.data       0.035266                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.998250                       # Average percentage of cache occupancy
 system.l2c.tags.occ_task_id_blocks::1024        65162                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          719                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         6027                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         2903                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        55335                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          987                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         5975                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         2686                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        55336                       # Occupied blocks per task id
 system.l2c.tags.occ_task_id_percent::1024     0.994293                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 38519512                       # Number of tag accesses
-system.l2c.tags.data_accesses                38519512                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       836302                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          836302                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks       969066                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total          969066                       # number of WritebackClean hits
+system.l2c.tags.tag_accesses                 38533534                       # Number of tag accesses
+system.l2c.tags.data_accesses                38533534                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       836681                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          836681                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks       969577                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total          969577                       # number of WritebackClean hits
 system.l2c.UpgradeReq_hits::cpu0.data               3                       # number of UpgradeReq hits
 system.l2c.UpgradeReq_hits::cpu1.data               1                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu2.data               7                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                  11                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu2.data            19                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                19                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            91578                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            24802                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu2.data            70520                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               186900                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        508782                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        125321                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst        321569                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total            955672                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       488344                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data        79294                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data       251100                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           818738                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst              508782                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              579922                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              125321                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              104096                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst              321569                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data              321620                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 1961310                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst             508782                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             579922                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             125321                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             104096                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst             321569                       # number of overall hits
-system.l2c.overall_hits::cpu2.data             321620                       # number of overall hits
-system.l2c.overall_hits::total                1961310                       # number of overall hits
+system.l2c.UpgradeReq_hits::cpu2.data              10                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                  14                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu2.data            23                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total                23                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            90271                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            25531                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu2.data            71080                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               186882                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        501948                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        124306                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu2.inst        329876                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total            956130                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       479737                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data        81841                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu2.data       257555                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           819133                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.inst              501948                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              570008                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              124306                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              107372                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst              329876                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data              328635                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 1962145                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst             501948                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             570008                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             124306                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             107372                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst             329876                       # number of overall hits
+system.l2c.overall_hits::cpu2.data             328635                       # number of overall hits
+system.l2c.overall_hits::total                1962145                       # number of overall hits
 system.l2c.UpgradeReq_misses::cpu0.data             9                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data            15                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total                24                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data            3                       # number of SCUpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu2.data             8                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total                17                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu2.data            3                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total               6                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          74681                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          13887                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data          27082                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             115650                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst         7716                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst         2290                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst         4300                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           14306                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       250946                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data        10193                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data        12282                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         273421                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst              7716                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            325627                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              2290                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             24080                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst              4300                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data             39364                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                403377                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst             7716                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           325627                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             2290                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            24080                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst             4300                       # number of overall misses
-system.l2c.overall_misses::cpu2.data            39364                       # number of overall misses
-system.l2c.overall_misses::total               403377                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu2.data       629500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total       629500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu2.data        78500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total        78500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1773612000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data   3675510500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total   5449122500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    301291500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst    577602000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total    878893500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data   1286211000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data   1566050500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total   2852261500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    301291500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   3059823000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst    577602000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data   5241561000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total      9180277500                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    301291500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   3059823000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst    577602000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data   5241561000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total     9180277500                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       836302                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       836302                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks       969066                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total       969066                       # number of WritebackClean accesses(hits+misses)
+system.l2c.SCUpgradeReq_misses::total               4                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          73761                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          17924                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data          23905                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             115590                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst         7382                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         2297                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu2.inst         4668                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           14347                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       240814                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data        15641                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu2.data        17035                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         273490                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.inst              7382                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            314575                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              2297                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             33565                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst              4668                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data             40940                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                403427                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst             7382                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           314575                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             2297                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            33565                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst             4668                       # number of overall misses
+system.l2c.overall_misses::cpu2.data            40940                       # number of overall misses
+system.l2c.overall_misses::total               403427                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu2.data       329500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total       329500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu2.data        59000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   1375697500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu2.data   2138065000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   3513762500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    189024500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu2.inst    390327000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total    579351500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data   1178798000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu2.data   1287807000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total   2466605000                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    189024500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   2554495500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.inst    390327000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.data   3425872000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total      6559719000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    189024500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   2554495500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.inst    390327000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.data   3425872000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total     6559719000                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       836681                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       836681                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks       969577                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total       969577                       # number of WritebackClean accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::cpu0.data           12                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::cpu1.data            1                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data           22                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total              35                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total            25                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       166259                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        38689                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data        97602                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           302550                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       516498                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       127611                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst       325869                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total        969978                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       739290                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data        89487                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data       263382                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      1092159                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst          516498                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          905549                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          127611                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          128176                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst          325869                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data          360984                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2364687                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         516498                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         905549                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         127611                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         128176                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst         325869                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data         360984                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2364687                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_accesses::cpu2.data           18                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total              31                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu2.data           26                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total            27                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       164032                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        43455                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data        94985                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           302472                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       509330                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       126603                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu2.inst       334544                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total        970477                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       720551                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        97482                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu2.data       274590                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      1092623                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst          509330                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          884583                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          126603                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          140937                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst          334544                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data          369575                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2365572                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         509330                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         884583                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         126603                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         140937                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst         334544                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data         369575                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2365572                       # number of overall (read+write) accesses
 system.l2c.UpgradeReq_miss_rate::cpu0.data     0.750000                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data     0.681818                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.685714                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu2.data     0.444444                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.548387                       # miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu2.data     0.136364                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.240000                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.449185                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.358939                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data     0.277474                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.382251                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.014939                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.017945                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.013195                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.014749                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.339442                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.113905                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.046632                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.250349                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.014939                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.359591                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.017945                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.187867                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.013195                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.109046                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.170584                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.014939                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.359591                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.017945                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.187867                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.013195                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.109046                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.170584                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 41966.666667                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 26229.166667                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu2.data 26166.666667                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total 13083.333333                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 127717.433571                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 135717.838417                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 47117.358409                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 131568.340611                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 134326.046512                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 61435.306864                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 126185.715687                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 127507.775607                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 10431.757253                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 131568.340611                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 127069.061462                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 134326.046512                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 133156.208719                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 22758.554652                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 131568.340611                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 127069.061462                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 134326.046512                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 133156.208719                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 22758.554652                       # average overall miss latency
+system.l2c.SCUpgradeReq_miss_rate::cpu2.data     0.115385                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.148148                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.449674                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.412473                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data     0.251671                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.382151                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.014494                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.018143                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.013953                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.014783                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.334208                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.160450                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.062038                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.250306                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.014494                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.355620                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.018143                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.238156                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.013953                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.110776                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.170541                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.014494                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.355620                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.018143                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.238156                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.013953                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.110776                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.170541                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 41187.500000                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 19382.352941                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu2.data 19666.666667                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        14750                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 76751.701629                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu2.data 89440.075298                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 30398.499005                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82291.902481                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 83617.609254                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 40381.368927                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 75365.897321                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 75597.710596                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total  9018.995210                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82291.902481                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 76105.928795                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.inst 83617.609254                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.data 83680.312653                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 16259.990035                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82291.902481                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 76105.928795                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.inst 83617.609254                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.data 83680.312653                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 16259.990035                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               75320                       # number of writebacks
-system.l2c.writebacks::total                    75320                       # number of writebacks
-system.l2c.UpgradeReq_mshr_misses::cpu2.data           15                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total           15                       # number of UpgradeReq MSHR misses
+system.l2c.writebacks::writebacks               75501                       # number of writebacks
+system.l2c.writebacks::total                    75501                       # number of writebacks
+system.l2c.UpgradeReq_mshr_misses::cpu2.data            8                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total            8                       # number of UpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::cpu2.data            3                       # number of SCUpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        13887                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data        27082                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         40969                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         2290                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         4300                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total         6590                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data        10193                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data        12282                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total        22475                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         2290                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        24080                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst         4300                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data        39364                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total            70034                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         2290                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        24080                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst         4300                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data        39364                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total           70034                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         1346                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu2.data         1396                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total         2742                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         1629                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu2.data         1971                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total         3600                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         2975                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu2.data         3367                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total         6342                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data      1027000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total      1027000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data       207500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total       207500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1634742000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   3404690500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   5039432500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    278391500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    534600504                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total    812992004                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   1184281000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data   1445046500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total   2629327500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    278391500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   2819023000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst    534600504                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data   4849737000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total   8481752004                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    278391500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   2819023000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst    534600504                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data   4849737000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total   8481752004                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    280001500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data    297523000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total    577524500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    280001500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu2.data    297523000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total    577524500                       # number of overall MSHR uncacheable cycles
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.681818                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.428571                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.136364                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.120000                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.358939                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.277474                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.135412                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.017945                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.013195                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.006794                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.113905                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.046632                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.020579                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.017945                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.187867                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.013195                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.109046                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.029617                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.017945                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.187867                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.013195                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.109046                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.029617                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 68466.666667                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68466.666667                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 69166.666667                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 69166.666667                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 117717.433571                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 125717.838417                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 123005.992336                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 121568.340611                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 124325.698605                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 123367.527162                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 116185.715687                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 117655.634262                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 116988.987764                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 121568.340611                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 117069.061462                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 124325.698605                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 123202.342242                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 121109.061370                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 121568.340611                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 117069.061462                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 124325.698605                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 123202.342242                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 121109.061370                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 208024.888559                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 213125.358166                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 210621.626550                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 94118.151261                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 88364.419364                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 91063.465784                       # average overall mshr uncacheable latency
+system.l2c.ReadExReq_mshr_misses::cpu1.data        17924                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu2.data        23905                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         41829                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         2297                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         4668                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total         6965                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data        15641                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu2.data        17035                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total        32676                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         2297                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        33565                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.inst         4668                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.data        40940                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total            81470                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         2297                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        33565                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.inst         4668                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.data        40940                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total           81470                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         1131                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu2.data         1724                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total         2855                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         1430                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu2.data         2033                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total         3463                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         2561                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu2.data         3757                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total         6318                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data       307500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total       307500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data        58500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total        58500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1196457500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   1899015000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   3095472500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    166054500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    343647000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total    509701500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   1022388000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data   1119548000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total   2141936000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    166054500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data   2218845500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.inst    343647000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.data   3018563000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total   5747110000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    166054500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data   2218845500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.inst    343647000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.data   3018563000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total   5747110000                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    234549500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data    354037500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total    588587000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    234549500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu2.data    354037500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total    588587000                       # number of overall MSHR uncacheable cycles
+system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.444444                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.258065                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.115385                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.412473                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.251671                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.138290                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.018143                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.013953                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.007177                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.160450                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.062038                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.029906                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.018143                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.238156                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.inst     0.013953                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.data     0.110776                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.034440                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.018143                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.238156                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.inst     0.013953                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.data     0.110776                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.034440                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 38437.500000                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 38437.500000                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        19500                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 66751.701629                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 79440.075298                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 74003.024218                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72291.902481                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 73617.609254                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73180.402010                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 65365.897321                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 65720.457881                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 65550.740605                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72291.902481                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 66105.928795                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 73617.609254                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.data 73731.387396                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 70542.653738                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72291.902481                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 66105.928795                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 73617.609254                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.data 73731.387396                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 70542.653738                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 207382.404951                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 205358.178654                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 206160.070053                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 91585.122999                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 94234.096353                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 93160.335549                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        823896                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       379632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          408                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq                7144                       # Transaction distribution
-system.membus.trans_dist::ReadResp             295030                       # Transaction distribution
-system.membus.trans_dist::WriteReq               9812                       # Transaction distribution
-system.membus.trans_dist::WriteResp              9812                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       116832                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           261846                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              193                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq              6                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp             117                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            115481                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           115481                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        287900                       # Transaction distribution
-system.membus.trans_dist::BadAddressError           14                       # Transaction distribution
+system.membus.trans_dist::ReadResp             295138                       # Transaction distribution
+system.membus.trans_dist::WriteReq               9810                       # Transaction distribution
+system.membus.trans_dist::WriteResp              9810                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       117013                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           261704                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq              179                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp             113                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            115428                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           115428                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        288010                       # Transaction distribution
+system.membus.trans_dist::BadAddressError           16                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         41552                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp        26048                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        33912                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1143608                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio           28                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      1177548                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       109578                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       109578                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1287126                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        45584                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     30619392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     30664976                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2664448                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      2664448                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                33329424                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              142                       # Total snoops (count)
-system.membus.snoop_fanout::samples            840769                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.trans_dist::InvalidateResp        24272                       # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        33908                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1143724                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio           32                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      1177664                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       107800                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       107800                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                1285464                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        45568                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     30633664                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     30679232                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2664320                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      2664320                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                33343552                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                              157                       # Total snoops (count)
+system.membus.snoop_fanout::samples            742227                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.001296                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.035978                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  840769    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  741265     99.87%     99.87% # Request fanout histogram
+system.membus.snoop_fanout::1                     962      0.13%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              840769                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            11262500                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              742227                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            10965500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy           344258394                       # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy           390337877                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy               17000                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy               19000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          375059750                       # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy          436169750                       # Layer occupancy (ticks)
 system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy             358538                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy             370538                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests      4728439                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2363791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1687                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           1128                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         1128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      4730181                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2364664                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         1672                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           1038                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         1038                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.toL2Bus.trans_dist::ReadReq               7144                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2069439                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq              9812                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp             9812                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       878363                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean       969392                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          601395                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq              35                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq            25                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp             60                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           302550                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          302550                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq        970097                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      1092227                       # Transaction distribution
-system.toL2Bus.trans_dist::BadAddressError           14                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        15504                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2909488                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      4217684                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               7127172                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    124121024                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    142832784                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              266953808                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          421384                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          4223997                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.001001                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.031618                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadResp           2070392                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq              9810                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp             9810                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       866358                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean       969876                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          609667                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq              31                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp             58                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           302472                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          302472                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq        970586                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      1092680                       # Transaction distribution
+system.toL2Bus.trans_dist::BadAddressError           16                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq           41                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2910960                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      4218835                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               7129795                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    124183936                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    142881728                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              267065664                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          338688                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          4114055                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.000998                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.031568                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                4219770     99.90%     99.90% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                   4227      0.10%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                4109951     99.90%     99.90% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                   4104      0.10%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            4223997                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         1779844500                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            4114055                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         1826321500                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy            97962                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           100962                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy         680727278                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy         692196311                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy         738329921                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy         770446828                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
 system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt
index 9d2732791..605ec955f 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor-dual/stats.txt
@@ -1,162 +1,162 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.848878                       # Number of seconds simulated
-sim_ticks                                2848878048000                       # Number of ticks simulated
-final_tick                               2848878048000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.847227                       # Number of seconds simulated
+sim_ticks                                2847227406000                       # Number of ticks simulated
+final_tick                               2847227406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 186843                       # Simulator instruction rate (inst/s)
-host_op_rate                                   226247                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             4196685224                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 620168                       # Number of bytes of host memory used
-host_seconds                                   678.84                       # Real time elapsed on the host
-sim_insts                                   126836472                       # Number of instructions simulated
-sim_ops                                     153585571                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 172654                       # Simulator instruction rate (inst/s)
+host_op_rate                                   209070                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             3861033235                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 617124                       # Number of bytes of host memory used
+host_seconds                                   737.43                       # Real time elapsed on the host
+sim_insts                                   127319545                       # Number of instructions simulated
+sim_ops                                     154173476                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker         8960                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker         7488                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          1701632                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          1345580                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher      8578560                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker          704                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           207872                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           624532                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher       336128                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          1647744                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          1317552                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher      8353536                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker          832                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           217280                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           643604                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher       446720                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             12804992                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      1701632                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       207872                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1909504                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8865600                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             12635780                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      1647744                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       217280                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1865024                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8874176                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data            40                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8883164                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker          140                       # Number of read requests responded to by this memory
+system.physmem.bytes_written::total           8891740                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker          117                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             26588                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             21546                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       134040                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker           11                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              3248                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data              9779                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher         5252                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             25746                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             21109                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       130524                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker           13                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              3395                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             10077                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher         6980                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                200620                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          138525                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                197977                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          138659                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data               10                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               142916                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          3145                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total               143050                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          2630                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu0.itb.walker            22                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              597299                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              472319                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher      3011206                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker           247                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               72966                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              219220                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       117986                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              578719                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              462749                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher      2933919                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker           292                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               76313                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              226046                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       156896                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::realview.ide              337                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4494749                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         597299                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          72966                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             670265                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3111962                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               6151                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4437924                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         578719                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          76313                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             655032                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3116778                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6155                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                 14                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3118127                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3111962                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         3145                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3122947                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3116778                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         2630                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.itb.walker           22                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             597299                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             478470                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher      3011206                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker          247                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              72966                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             219234                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       117986                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             578719                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             468904                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher      2933919                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker          292                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              76313                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             226060                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       156896                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::realview.ide             337                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7612876                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        200620                       # Number of read requests accepted
-system.physmem.writeReqs                       142916                       # Number of write requests accepted
-system.physmem.readBursts                      200620                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     142916                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 12829952                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      9728                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   8896256                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  12804992                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                8883164                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      152                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_total::total                7560871                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        197977                       # Number of read requests accepted
+system.physmem.writeReqs                       143050                       # Number of write requests accepted
+system.physmem.readBursts                      197977                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     143050                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 12661056                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      9472                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   8904256                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  12635780                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                8891740                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      148                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                    3896                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               12282                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               12615                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               13546                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               12896                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               15667                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               12734                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               12682                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               12950                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               12070                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               12307                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              11595                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10656                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              11845                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              12839                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              12069                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              11715                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                8801                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                9221                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                9816                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                9124                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                8304                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                8866                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                8953                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                8983                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                8497                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                8715                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               8212                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7775                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               8513                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               8820                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               8499                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7905                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               11990                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               12090                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               12710                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               12556                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               14859                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               12263                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               12121                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               12401                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               11839                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               11973                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              12288                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              11633                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              12418                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              12730                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              11938                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              12020                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                8637                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                8726                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                9304                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                8986                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                8078                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                8592                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                8645                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                8770                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                8363                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                8478                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               8927                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               8795                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               9084                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               8813                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               8578                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               8353                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          24                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2848877502000                       # Total gap between requests
+system.physmem.numWrRetry                          38                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2847226871000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                     552                       # Read request sizes (log2)
+system.physmem.readPktSize::2                     553                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      28                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  200040                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  197396                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                   4391                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 138525                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     88667                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     61660                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     11649                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      9417                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      7800                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      6275                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      5209                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      4659                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      3795                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                       680                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                      205                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      165                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      147                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      130                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        1                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 138659                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                     85811                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     62349                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     11580                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                      9476                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                      7635                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                      6090                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                      5109                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                      4527                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      3699                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                       718                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                      266                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      256                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      164                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      141                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                        4                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                        3                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                        1                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
@@ -184,160 +184,162 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     2736                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3706                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     5382                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     5002                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     6318                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6195                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6700                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7342                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     8071                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     8092                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     8883                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     9784                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     8806                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     9313                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    11631                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     9125                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     8320                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     7996                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1289                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      454                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      316                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      294                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      246                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      164                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      107                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                       96                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       89                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      130                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      100                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      149                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      132                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      169                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      150                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      135                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      157                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      122                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      156                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       98                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      128                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       93                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       89                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                     2854                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     3807                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     4673                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     5251                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     6069                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     6494                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     7293                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     7710                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     8609                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8584                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     9885                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    10553                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     9022                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     8775                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    10298                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     8486                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     7932                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     7714                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      641                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      524                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      348                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      264                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      212                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      161                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      196                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      161                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      147                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      154                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      152                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      151                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      191                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      127                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      133                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      130                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      124                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       91                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      101                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                       98                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      102                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       92                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       77                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       58                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       68                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::59                       82                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       59                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       78                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       38                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       83                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        92501                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      234.874693                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     133.252552                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     298.003949                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          50468     54.56%     54.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        17746     19.18%     73.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         6298      6.81%     80.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3474      3.76%     84.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2881      3.11%     87.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1488      1.61%     89.03% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          938      1.01%     90.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          959      1.04%     91.08% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8249      8.92%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          92501                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          6731                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        29.782499                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      569.000641                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           6729     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::60                       79                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       72                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       73                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                      145                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        92332                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      233.562015                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     132.589518                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     297.350425                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          50532     54.73%     54.73% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        17809     19.29%     74.02% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         6200      6.71%     80.73% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3503      3.79%     84.53% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2794      3.03%     87.55% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1407      1.52%     89.08% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          909      0.98%     90.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023          989      1.07%     91.13% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         8189      8.87%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          92332                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          6903                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        28.657830                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      561.171003                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           6902     99.99%     99.99% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::45056-47103            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            6731                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          6731                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        20.651315                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.819444                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       13.992190                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            5609     83.33%     83.33% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             487      7.24%     90.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              91      1.35%     91.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              48      0.71%     92.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              35      0.52%     93.15% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              15      0.22%     93.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              45      0.67%     94.04% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              18      0.27%     94.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             127      1.89%     96.20% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              10      0.15%     96.35% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               8      0.12%     96.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              12      0.18%     96.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              75      1.11%     97.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               6      0.09%     97.85% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               3      0.04%     97.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              23      0.34%     98.23% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              82      1.22%     99.45% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               2      0.03%     99.48% # Writes before turning the bus around for reads
+system.physmem.rdPerTurnAround::total            6903                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          6903                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.154860                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.644326                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       12.603874                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            5813     84.21%     84.21% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23             373      5.40%     89.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              70      1.01%     90.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              58      0.84%     91.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             265      3.84%     95.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              25      0.36%     95.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              18      0.26%     95.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              26      0.38%     96.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              14      0.20%     96.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               9      0.13%     96.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               3      0.04%     96.68% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               8      0.12%     96.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             153      2.22%     99.01% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               6      0.09%     99.10% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               6      0.09%     99.19% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               5      0.07%     99.26% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               5      0.07%     99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               3      0.04%     99.38% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               3      0.04%     99.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               3      0.04%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               1      0.01%     99.48% # Writes before turning the bus around for reads
 system.physmem.wrPerTurnAround::104-107             1      0.01%     99.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             2      0.03%     99.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             5      0.07%     99.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             2      0.03%     99.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             8      0.12%     99.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             1      0.01%     99.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             9      0.13%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.01%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-163             2      0.03%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             2      0.03%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::188-191             1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::204-207             1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            6731                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     5345988099                       # Total ticks spent queuing
-system.physmem.totMemAccLat                9104763099                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1002340000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       26667.54                       # Average queueing delay per DRAM burst
+system.physmem.wrPerTurnAround::108-111             8      0.12%     99.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             2      0.03%     99.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119             1      0.01%     99.65% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             1      0.01%     99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             9      0.13%     99.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             2      0.03%     99.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             2      0.03%     99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             1      0.01%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             6      0.09%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             2      0.03%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-195             1      0.01%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            6903                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     5250518808                       # Total ticks spent queuing
+system.physmem.totMemAccLat                8959812558                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    989145000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       26540.69                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  45417.54                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           4.50                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           3.12                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        4.49                       # Average system read bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  45290.69                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           4.45                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           3.13                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        4.44                       # Average system read bandwidth in MiByte/s
 system.physmem.avgWrBWSys                        3.12                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.04                       # Data bus utilization in percentage for reads
+system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        26.22                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     166512                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     80458                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.06                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  57.88                       # Row buffer hit rate for writes
-system.physmem.avgGap                      8292806.29                       # Average gap between requests
-system.physmem.pageHitRate                      72.75                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  369525240                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  201625875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 821901600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                467000640                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           186074475600                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            85037796405                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1634728846500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1907701171860                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.633786                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2719381991131                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     95130100000                       # Time in different power states
+system.physmem.avgRdQLen                         1.02                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        23.07                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     164412                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     80213                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   83.11                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  57.64                       # Row buffer hit rate for writes
+system.physmem.avgGap                      8348977.86                       # Average gap between requests
+system.physmem.pageHitRate                      72.59                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  354957120                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  193677000                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 787722000                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                451902240                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           185966660880                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            83190012300                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1635359290500                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1906304222040                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              669.531375                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2720439936839                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     95074980000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     34360263869                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     31706739411                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  329782320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  179940750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 741741000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                433745280                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           186074475600                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            83868136740                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1635754863750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1907382685440                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.521992                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2721101495830                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     95130100000                       # Time in different power states
+system.physmem_1.actEnergy                  343072800                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  187192500                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 755336400                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                449653680                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           185966660880                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            82901008620                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1635612802500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1906215727380                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              669.500294                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2720864046511                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     95074980000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     32646289170                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     31288281989                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst          512                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu1.inst          832                       # Number of bytes read from this memory
@@ -363,19 +365,19 @@ system.cf0.dma_read_txs                             1                       # Nu
 system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
 system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
 system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups               36258885                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         17779541                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect          1788671                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            20741460                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits               11048316                       # Number of BTB hits
+system.cpu0.branchPred.lookups               20737076                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         13605991                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect          1017313                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            13202297                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits                8722072                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            53.266819                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS               11219024                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect            931479                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        4153759                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           3951203                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses          202556                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted       105471                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            66.064807                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS                3399643                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect            216094                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups         760668                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits            581758                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses          178910                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted        99353                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -406,59 +408,58 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                    71829                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort               71829                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        46722                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        25107                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walkWaitTime::samples        71829                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0          71829    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total        71829                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples         7556                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 12351.641080                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 11368.840758                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev  8528.588507                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-32767         7496     99.21%     99.21% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::32768-65535           51      0.67%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-163839            5      0.07%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::163840-196607            1      0.01%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-229375            1      0.01%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-294911            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-425983            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total         7556                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples    581987000                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0      581987000    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total    581987000                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         5875     77.75%     77.75% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1681     22.25%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         7556                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        71829                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                    68420                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort               68420                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        46092                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        22328                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walkWaitTime::samples        68420                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0          68420    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total        68420                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples         6777                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 12395.971669                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 11546.443771                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev  5803.014677                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-16383         6374     94.05%     94.05% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::16384-32767          345      5.09%     99.14% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-49151           47      0.69%     99.84% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::49152-65535            6      0.09%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::81920-98303            4      0.06%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::212992-229375            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total         6777                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples    338010000                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0      338010000    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total    338010000                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         5225     77.10%     77.10% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1552     22.90%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         6777                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        68420                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        71829                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         7556                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        68420                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         6777                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         7556                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        79385                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         6777                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        75197                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    24842790                       # DTB read hits
-system.cpu0.dtb.read_misses                     65179                       # DTB read misses
-system.cpu0.dtb.write_hits                   18502994                       # DTB write hits
-system.cpu0.dtb.write_misses                     6650                       # DTB write misses
+system.cpu0.dtb.read_hits                    17339980                       # DTB read hits
+system.cpu0.dtb.read_misses                     61941                       # DTB read misses
+system.cpu0.dtb.write_hits                   14540399                       # DTB write hits
+system.cpu0.dtb.write_misses                     6479                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3814                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                     1457                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  2027                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_entries                    3513                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                     1354                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                  1959                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      602                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                24907969                       # DTB read accesses
-system.cpu0.dtb.write_accesses               18509644                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      521                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                17401921                       # DTB read accesses
+system.cpu0.dtb.write_accesses               14546878                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         43345784                       # DTB hits
-system.cpu0.dtb.misses                          71829                       # DTB misses
-system.cpu0.dtb.accesses                     43417613                       # DTB accesses
+system.cpu0.dtb.hits                         31880379                       # DTB hits
+system.cpu0.dtb.misses                          68420                       # DTB misses
+system.cpu0.dtb.accesses                     31948799                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -488,38 +489,40 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                     4265                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort                4265                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walksShortTerminationLevel::Level1          325                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksShortTerminationLevel::Level2         3940                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples         4265                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0           4265    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total         4265                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples         2684                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 12705.663189                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 11959.550432                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev  5173.129128                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-16383         2444     91.06%     91.06% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::16384-32767          221      8.23%     99.29% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::32768-49151           17      0.63%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::49152-65535            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-147455            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total         2684                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples    581277500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0      581277500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total    581277500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         2364     88.08%     88.08% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          320     11.92%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         2684                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                     3977                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort                3977                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walksShortTerminationLevel::Level1          304                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksShortTerminationLevel::Level2         3673                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples         3977                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0           3977    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         3977                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples         2411                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 12713.811696                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 12041.525578                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev  4752.572139                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-8191          358     14.85%     14.85% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::8192-16383         1847     76.61%     91.46% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::16384-24575          161      6.68%     98.13% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::24576-32767           17      0.71%     98.84% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-40959           26      1.08%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::40960-49151            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::90112-98303            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total         2411                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples    337545500                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0      337545500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total    337545500                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         2112     87.60%     87.60% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          299     12.40%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         2411                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         4265                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total         4265                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3977                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3977                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2684                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2684                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total         6949                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    71322502                       # ITB inst hits
-system.cpu0.itb.inst_misses                      4265                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2411                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2411                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total         6388                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    38606266                       # ITB inst hits
+system.cpu0.itb.inst_misses                      3977                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
@@ -528,762 +531,773 @@ system.cpu0.itb.flush_tlb                          66                       # Nu
 system.cpu0.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    2459                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    2216                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                     7664                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                     6955                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                71326767                       # ITB inst accesses
-system.cpu0.itb.hits                         71322502                       # DTB hits
-system.cpu0.itb.misses                           4265                       # DTB misses
-system.cpu0.itb.accesses                     71326767                       # DTB accesses
-system.cpu0.numCycles                       248723849                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                38610243                       # ITB inst accesses
+system.cpu0.itb.hits                         38606266                       # DTB hits
+system.cpu0.itb.misses                           3977                       # DTB misses
+system.cpu0.itb.accesses                     38610243                       # DTB accesses
+system.cpu0.numCycles                       167224982                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                  112829406                       # Number of instructions committed
-system.cpu0.committedOps                    136421013                       # Number of ops (including micro ops) committed
-system.cpu0.discardedOps                      8883957                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu0.numFetchSuspends                     1865                       # Number of times Execute suspended instruction fetching
-system.cpu0.quiesceCycles                  5449058541                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.cpi                              2.204424                       # CPI: cycles per instruction
-system.cpu0.ipc                              0.453633                       # IPC: instructions per cycle
-system.cpu0.op_class_0::No_OpClass               2315      0.00%      0.00% # Class of committed instruction
-system.cpu0.op_class_0::IntAlu               92785256     68.01%     68.02% # Class of committed instruction
-system.cpu0.op_class_0::IntMult                112251      0.08%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::IntDiv                      0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatAdd                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatCmp                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatCvt                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatMult                   0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatDiv                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::FloatSqrt                   0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdAdd                     0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdAlu                     0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdCmp                     0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdCvt                     0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdMisc                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdMult                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdShift                   0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdSqrt                    0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMisc            8279      0.01%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMult               0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     68.10% # Class of committed instruction
-system.cpu0.op_class_0::MemRead              24255979     17.78%     85.88% # Class of committed instruction
-system.cpu0.op_class_0::MemWrite             19256933     14.12%    100.00% # Class of committed instruction
+system.cpu0.committedInsts                   79715648                       # Number of instructions committed
+system.cpu0.committedOps                     95927461                       # Number of ops (including micro ops) committed
+system.cpu0.discardedOps                      5237247                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu0.numFetchSuspends                     1849                       # Number of times Execute suspended instruction fetching
+system.cpu0.quiesceCycles                  5527254348                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.cpi                              2.097769                       # CPI: cycles per instruction
+system.cpu0.ipc                              0.476697                       # IPC: instructions per cycle
+system.cpu0.op_class_0::No_OpClass               2273      0.00%      0.00% # Class of committed instruction
+system.cpu0.op_class_0::IntAlu               63730677     66.44%     66.44% # Class of committed instruction
+system.cpu0.op_class_0::IntMult                 92076      0.10%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::IntDiv                      0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatAdd                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatCmp                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatCvt                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatMult                   0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatDiv                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::FloatSqrt                   0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdAdd                     0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdAlu                     0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdCmp                     0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdCvt                     0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdMisc                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdMult                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdShift                   0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdSqrt                    0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     66.53% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMisc            8115      0.01%     66.54% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMult               0      0.00%     66.54% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     66.54% # Class of committed instruction
+system.cpu0.op_class_0::MemRead              16811055     17.52%     84.07% # Class of committed instruction
+system.cpu0.op_class_0::MemWrite             15283265     15.93%    100.00% # Class of committed instruction
 system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu0.op_class_0::total               136421013                       # Class of committed instruction
+system.cpu0.op_class_0::total                95927461                       # Class of committed instruction
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    1871                       # number of quiesce instructions executed
-system.cpu0.tickCycles                      199772172                       # Number of cycles that the object actually ticked
-system.cpu0.idleCycles                       48951677                       # Total number of cycles that the object has spent stopped
-system.cpu0.dcache.tags.replacements           757698                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          497.510170                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           41768211                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           758210                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            55.087919                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle        600550000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   497.510170                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.971700                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.971700                       # Average percentage of cache occupancy
+system.cpu0.kern.inst.quiesce                    1852                       # number of quiesce instructions executed
+system.cpu0.tickCycles                      128530134                       # Number of cycles that the object actually ticked
+system.cpu0.idleCycles                       38694848                       # Total number of cycles that the object has spent stopped
+system.cpu0.dcache.tags.replacements           715130                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          500.249385                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           30394668                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           715642                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            42.471890                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle        356009000                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   500.249385                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.977050                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.977050                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          325                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         86683357                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        86683357                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     23240588                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       23240588                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     17340312                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      17340312                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       329150                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       329150                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       374937                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       374937                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       370987                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       370987                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     40580900                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        40580900                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     40910050                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       40910050                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       491866                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       491866                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       603751                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       603751                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       141943                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       141943                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        21447                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        21447                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20439                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total        20439                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      1095617                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       1095617                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      1237560                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      1237560                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6971329500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total   6971329500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  12451928500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  12451928500                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    330609500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    330609500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    530569000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total    530569000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       651500                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total       651500                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data  19423258000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  19423258000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data  19423258000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  19423258000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     23732454                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     23732454                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     17944063                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     17944063                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       471093                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       471093                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       396384                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       396384                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       391426                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       391426                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     41676517                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     41676517                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     42147610                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     42147610                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.020725                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.020725                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.033646                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.033646                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.301306                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.301306                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.054107                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.054107                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.052217                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.052217                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.026289                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.026289                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.029363                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.029363                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14173.229091                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 14173.229091                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20624.278055                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 20624.278055                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15415.186273                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15415.186273                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 25958.657469                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25958.657469                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses         63780149                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        63780149                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     15810331                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       15810331                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     13424811                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      13424811                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       320440                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       320440                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       365226                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       365226                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       361080                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       361080                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     29235142                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        29235142                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     29555582                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       29555582                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       463723                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       463723                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       580901                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       580901                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       136483                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       136483                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        21307                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        21307                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20567                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total        20567                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      1044624                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       1044624                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      1181107                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      1181107                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   6183627500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total   6183627500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10315375000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  10315375000                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    321766500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    321766500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    497952500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total    497952500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       229500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total       229500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  16499002500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  16499002500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  16499002500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  16499002500                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     16274054                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     16274054                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     14005712                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     14005712                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       456923                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       456923                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       386533                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       386533                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       381647                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       381647                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     30279766                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     30279766                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     30736689                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     30736689                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.028495                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.028495                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.041476                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.041476                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.298700                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.298700                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055123                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055123                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.053890                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053890                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.034499                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.034499                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.038427                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.038427                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13334.744017                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 13334.744017                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17757.543884                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 17757.543884                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15101.445534                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15101.445534                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24211.236447                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24211.236447                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 17728.145876                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 17728.145876                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 15694.801060                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 15694.801060                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15794.202029                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 15794.202029                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13969.100598                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 13969.100598                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       757698                       # number of writebacks
-system.cpu0.dcache.writebacks::total           757698                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        75572                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total        75572                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       266010                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total       266010                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        14891                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        14891                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data       341582                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total       341582                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data       341582                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total       341582                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       416294                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       416294                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       337741                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       337741                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       108342                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       108342                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6556                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6556                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20439                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total        20439                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data       754035                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       754035                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data       862377                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       862377                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        32042                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        32042                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28724                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28724                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        60766                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        60766                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5289052500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5289052500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7033138500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7033138500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1803466000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1803466000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    104788000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    104788000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    510140000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    510140000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       641500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       641500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12322191000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  12322191000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  14125657000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  14125657000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6702357000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6702357000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6702357000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6702357000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017541                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017541                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018822                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018822                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.229980                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.229980                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016540                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016540                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.052217                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.052217                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.018093                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.018093                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020461                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.020461                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12705.089432                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12705.089432                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20824.058968                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20824.058968                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16646.046778                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16646.046778                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15983.526541                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15983.526541                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 24959.146729                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 24959.146729                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.writebacks::writebacks       715130                       # number of writebacks
+system.cpu0.dcache.writebacks::total           715130                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        71798                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total        71798                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       255281                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total       255281                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        14780                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        14780                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data       327079                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total       327079                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data       327079                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total       327079                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       391925                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       391925                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       325620                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       325620                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       103078                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       103078                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6527                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6527                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20567                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total        20567                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data       717545                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       717545                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data       820623                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       820623                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        20575                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        20575                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        19271                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        19271                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        39846                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        39846                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4674150000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4674150000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   5703236000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5703236000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1673631500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1673631500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    101407500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    101407500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    477391500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    477391500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       223500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       223500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10377386000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  10377386000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12051017500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  12051017500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   4615609000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   4615609000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   4615609000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   4615609000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.024083                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024083                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.023249                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023249                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.225592                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.225592                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016886                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016886                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.053890                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053890                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.023697                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.023697                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.026698                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.026698                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11926.133827                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11926.133827                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 17515.005221                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 17515.005221                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16236.553872                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16236.553872                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15536.617129                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15536.617129                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23211.528176                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23211.528176                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 16341.669816                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16341.669816                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 16379.909251                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16379.909251                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209174.115224                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 209174.115224                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 110297.814567                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 110297.814567                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          2042425                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.725794                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           69271608                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          2042937                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            33.907853                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle       6975620000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.725794                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999464                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999464                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14462.348703                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14462.348703                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 14685.205630                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14685.205630                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 224330.935601                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224330.935601                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 115836.194348                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 115836.194348                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1962004                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.774944                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           36636559                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1962516                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            18.668158                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle       6612168000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.774944                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999560                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999560                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          233                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        144672089                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       144672089                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     69271608                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       69271608                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     69271608                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        69271608                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     69271608                       # number of overall hits
-system.cpu0.icache.overall_hits::total       69271608                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      2042958                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      2042958                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      2042958                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       2042958                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      2042958                       # number of overall misses
-system.cpu0.icache.overall_misses::total      2042958                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  20578821000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  20578821000                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  20578821000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  20578821000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  20578821000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  20578821000                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     71314566                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     71314566                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     71314566                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     71314566                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     71314566                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     71314566                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.028647                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.028647                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.028647                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.028647                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.028647                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.028647                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10073.051428                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 10073.051428                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10073.051428                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 10073.051428                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10073.051428                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 10073.051428                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses         79160710                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        79160710                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     36636559                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       36636559                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     36636559                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        36636559                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     36636559                       # number of overall hits
+system.cpu0.icache.overall_hits::total       36636559                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1962531                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1962531                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1962531                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1962531                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1962531                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1962531                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  18757498000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  18757498000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  18757498000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  18757498000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  18757498000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  18757498000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     38599090                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     38599090                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     38599090                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     38599090                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     38599090                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     38599090                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.050844                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.050844                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.050844                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.050844                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.050844                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.050844                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst  9557.809787                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  9557.809787                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst  9557.809787                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  9557.809787                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst  9557.809787                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  9557.809787                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      2042425                       # number of writebacks
-system.cpu0.icache.writebacks::total          2042425                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      2042958                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      2042958                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      2042958                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      2042958                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      2042958                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      2042958                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         3917                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::total         3917                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         3917                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::total         3917                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  19557342500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  19557342500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  19557342500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  19557342500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  19557342500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  19557342500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    557356500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    557356500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    557356500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total    557356500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.028647                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028647                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.028647                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.028647                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.028647                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.028647                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9573.051673                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9573.051673                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9573.051673                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total  9573.051673                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9573.051673                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total  9573.051673                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 142291.677304                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 142291.677304                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 142291.677304                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 142291.677304                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      1927381                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      1927559                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit          155                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.writebacks::writebacks      1962004                       # number of writebacks
+system.cpu0.icache.writebacks::total          1962004                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1962531                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1962531                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      1962531                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1962531                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      1962531                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1962531                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         3449                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.ReadReq_mshr_uncacheable::total         3449                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         3449                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::total         3449                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  17776233000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  17776233000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  17776233000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  17776233000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  17776233000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  17776233000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    319470000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    319470000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    319470000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total    319470000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.050844                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.050844                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.050844                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.050844                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.050844                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.050844                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9057.810042                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9057.810042                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9057.810042                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total  9057.810042                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9057.810042                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total  9057.810042                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 92626.848362                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 92626.848362                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 92626.848362                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 92626.848362                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      1841200                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      1841258                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit           51                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage       244697                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements          304900                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16120.127106                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs           4899871                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs          321020                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs           15.263445                       # Average number of references to valid blocks.
+system.cpu0.l2cache.prefetcher.pfSpanPage       233630                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements          298119                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16125.660847                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs           4682482                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs          314209                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs           14.902444                       # Average number of references to valid blocks.
 system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 14747.855464                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    65.322901                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.062340                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1306.886401                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.900138                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003987                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_blocks::writebacks 14756.008973                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    58.059574                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.057522                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1311.534778                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.900635                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003544                       # Average percentage of cache occupancy
 system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000004                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.079766                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.983894                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022          987                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.080050                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.984232                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022          965                       # Occupied blocks per task id
 system.cpu0.l2cache.tags.occ_task_id_blocks::1023           10                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15123                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          320                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          459                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          198                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4117                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         8290                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2270                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.060242                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15115                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          296                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          400                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          257                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            2                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4162                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7775                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2779                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.058899                       # Percentage of cache occupancy per task id
 system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000610                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.923035                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses        93327543                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses       93327543                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        87658                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         5814                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total         93472                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks       506036                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total       506036                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      2249753                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      2249753                       # number of WritebackClean hits
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.922546                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses        89320549                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses       89320549                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        82730                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         5417                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total         88147                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks       481961                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total       481961                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      2152508                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      2152508                       # number of WritebackClean hits
 system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            1                       # number of UpgradeReq hits
 system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       233559                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       233559                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1972952                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      1972952                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       430429                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total       430429                       # number of ReadSharedReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        87658                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker         5814                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      1972952                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data       663988                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        2730412                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        87658                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker         5814                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      1972952                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data       663988                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       2730412                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          757                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker           97                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total          854                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        56432                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total        56432                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        20439                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total        20439                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data        47758                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total        47758                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        70006                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total        70006                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       100757                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total       100757                       # number of ReadSharedReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          757                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker           97                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst        70006                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data       148515                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total       219375                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          757                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker           97                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst        70006                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data       148515                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total       219375                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker     36443000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      2415000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total     38858000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    190345500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total    190345500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     44203000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     44203000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data       625500                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total       625500                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   3189953500                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total   3189953500                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   4522745000                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total   4522745000                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   3552121999                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total   3552121999                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker     36443000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      2415000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst   4522745000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data   6742075499                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total  11303678499                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker     36443000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      2415000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst   4522745000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data   6742075499                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total  11303678499                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        88415                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker         5911                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total        94326                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks       506036                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total       506036                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      2249753                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      2249753                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        56433                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total        56433                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        20439                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total        20439                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       281317                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total       281317                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      2042958                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      2042958                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       531186                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total       531186                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        88415                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker         5911                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      2042958                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data       812503                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total      2949787                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        88415                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker         5911                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      2042958                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data       812503                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total      2949787                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.008562                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.016410                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.009054                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       222191                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       222191                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1894118                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      1894118                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       400891                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total       400891                       # number of ReadSharedReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        82730                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker         5417                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      1894118                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data       623082                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        2605347                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        82730                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker         5417                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      1894118                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data       623082                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       2605347                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          856                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          128                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total          984                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        56746                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total        56746                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        20566                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total        20566                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            1                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total            1                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data        46690                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total        46690                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        68413                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total        68413                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       100633                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total       100633                       # number of ReadSharedReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          856                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker          128                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst        68413                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data       147323                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total       216720                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          856                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker          128                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst        68413                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data       147323                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total       216720                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker     28767000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      2997000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total     31764000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    121525500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total    121525500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     25214000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     25214000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data       212499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total       212499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2304231000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total   2304231000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   3342274500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total   3342274500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   3044310495                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total   3044310495                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker     28767000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      2997000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst   3342274500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data   5348541495                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total   8722579995                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker     28767000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      2997000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst   3342274500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data   5348541495                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total   8722579995                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        83586                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker         5545                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total        89131                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks       481961                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total       481961                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      2152508                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      2152508                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        56747                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total        56747                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        20566                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total        20566                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            1                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            1                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       268881                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total       268881                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1962531                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      1962531                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       501524                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total       501524                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        83586                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker         5545                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      1962531                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data       770405                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total      2822067                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        83586                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker         5545                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      1962531                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data       770405                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total      2822067                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.010241                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.023084                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.011040                       # miss rate for ReadReq accesses
 system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.999982                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.999982                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.169766                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.169766                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.034267                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.034267                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.189683                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.189683                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.008562                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.016410                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.034267                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.182787                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.074370                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.008562                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.016410                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.034267                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.182787                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.074370                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 48141.347424                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 24896.907216                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 45501.170960                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  3373.006450                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  3373.006450                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  2162.679192                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  2162.679192                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total          inf                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 66794.118263                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 66794.118263                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 64605.105277                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 64605.105277                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 35254.344601                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 35254.344601                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 48141.347424                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 24896.907216                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 64605.105277                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 45396.596297                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 51526.739597                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 48141.347424                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 24896.907216                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 64605.105277                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 45396.596297                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 51526.739597                       # average overall miss latency
-system.cpu0.l2cache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
+system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.173646                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.173646                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.034860                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.034860                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.200654                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.200654                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.010241                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.023084                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.034860                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.191228                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.076795                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.010241                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.023084                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.034860                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.191228                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.076795                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 33606.308411                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 23414.062500                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 32280.487805                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  2141.569450                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  2141.569450                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  1226.004084                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  1226.004084                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data       212499                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total       212499                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 49351.702720                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 49351.702720                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 48854.377092                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 48854.377092                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 30251.612244                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30251.612244                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 33606.308411                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 23414.062500                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 48854.377092                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 36304.864108                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 40248.154277                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 33606.308411                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 23414.062500                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 48854.377092                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 36304.864108                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 40248.154277                       # average overall miss latency
+system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.l2cache.blocked::no_mshrs               1                       # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu0.l2cache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           10897                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks       237171                       # number of writebacks
-system.cpu0.l2cache.writebacks::total          237171                       # number of writebacks
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         5426                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total         5426                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst           72                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           72                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          591                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          591                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.inst           72                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data         6017                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total         6089                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.inst           72                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data         6017                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total         6089                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          757                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker           97                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total          854                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       264383                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       264383                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        56432                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total        56432                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        20439                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        20439                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        42332                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total        42332                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        69934                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        69934                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       100166                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       100166                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          757                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker           97                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        69934                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data       142498                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total       213286                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          757                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker           97                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        69934                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data       142498                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       264383                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total       477669                       # number of overall MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst         3917                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        32042                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        35959                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28724                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28724                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst         3917                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        60766                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        64683                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker     31901000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      1833000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total     33734000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  21051299430                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  21051299430                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1467303000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1467303000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    356079000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    356079000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data       565500                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       565500                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   2440300000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   2440300000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   4100378000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   4100378000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2916947999                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2916947999                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker     31901000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      1833000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   4100378000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   5357247999                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total   9491359999                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker     31901000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      1833000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   4100378000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   5357247999                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  21051299430                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total  30542659429                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    526020000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   6445890500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   6971910500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    526020000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   6445890500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   6971910500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.008562                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.016410                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.009054                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.unused_prefetches           11097                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks       233923                       # number of writebacks
+system.cpu0.l2cache.writebacks::total          233923                       # number of writebacks
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         2672                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total         2672                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst           73                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           73                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          384                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          384                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.inst           73                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data         3056                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total         3129                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.inst           73                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data         3056                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total         3129                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          856                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker          128                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total          984                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       258926                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       258926                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        56746                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total        56746                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        20566                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        20566                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            1                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        44018                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total        44018                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        68340                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        68340                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       100249                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       100249                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          856                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker          128                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        68340                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data       144267                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total       213591                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          856                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker          128                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        68340                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data       144267                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       258926                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total       472517                       # number of overall MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst         3449                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        20575                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        24024                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        19271                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        19271                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst         3449                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        39846                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        43295                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker     23631000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      2229000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total     25860000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  14017177372                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  14017177372                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1114674000                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1114674000                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    322353500                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    322353500                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data       176499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       176499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1755037000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1755037000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   2929882500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   2929882500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2420870995                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2420870995                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker     23631000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      2229000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   2929882500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   4175907995                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total   7131650495                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker     23631000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      2229000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   2929882500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   4175907995                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  14017177372                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  21148827867                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    291877500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   4450889000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   4742766500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    291877500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   4450889000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   4742766500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.010241                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.023084                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.011040                       # mshr miss rate for ReadReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.999982                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.999982                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.150478                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.150478                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.034232                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.034232                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.188570                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.188570                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.008562                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.016410                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.034232                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.175382                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.072306                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.008562                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.016410                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.034232                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.175382                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.163708                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.163708                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.034822                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.034822                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.199889                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.199889                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.010241                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.023084                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.034822                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.187261                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.075686                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.010241                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.023084                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.034822                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.187261                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.161933                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 42141.347424                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 18896.907216                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 39501.170960                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 79624.255077                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 79624.255077                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 26001.258151                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 26001.258151                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17421.547042                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 17421.547042                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total          inf                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 57646.697534                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 57646.697534                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 58632.110275                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 58632.110275                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 29121.138899                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 29121.138899                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 42141.347424                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 18896.907216                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 58632.110275                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 37595.250453                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 44500.623571                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 42141.347424                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 18896.907216                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 58632.110275                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 37595.250453                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 79624.255077                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63941.054222                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 134291.549655                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 201170.042444                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 193884.994021                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 134291.549655                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 106077.255373                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 107785.824714                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests      5755490                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2900081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        44333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops       350983                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       345970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         5013                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        141142                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp      2764242                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        28724                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        28724                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty       743774                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      2294086                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict       245615                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq       332229                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq        86791                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        42912                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       113818                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq       300259                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp       296935                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      2042958                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq       604813                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq         3110                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      6136174                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2759564                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        14116                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       185351                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total          9095205                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    261715136                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    104822354                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        23644                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       353660                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total         366914794                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    1076546                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples      4066304                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.104124                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.309432                       # Request fanout histogram
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.167436                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 27606.308411                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 17414.062500                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 26280.487805                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 54135.843337                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 54135.843337                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19643.217143                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19643.217143                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15674.098026                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15674.098026                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data       176499                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       176499                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 39870.893725                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 39870.893725                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 42872.146620                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 42872.146620                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 24148.579986                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 24148.579986                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 27606.308411                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 17414.062500                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 42872.146620                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 28945.690941                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 33389.283701                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 27606.308411                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 17414.062500                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 42872.146620                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 28945.690941                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 54135.843337                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 44757.813723                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 84626.703392                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 216325.103281                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 197417.852980                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 84626.703392                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 111702.278773                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 109545.363206                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests      5508026                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2775137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        42660                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops       346625                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       340732                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         5893                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        122459                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp      2635557                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        19271                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        19271                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty       716131                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      2195168                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict       240019                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq       309687                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq        88590                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        43220                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       114518                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq            9                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq       288089                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp       284462                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1962531                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq       586533                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq         3131                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      5893963                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2592135                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        13195                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       174334                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total          8673627                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    251390912                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     99322292                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        22180                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       334344                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total         351069728                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    1056913                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples      3897709                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.106693                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.313582                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0           3647917     89.71%     89.71% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1            413374     10.17%     99.88% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2              5013      0.12%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0           3487742     89.48%     89.48% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1            404074     10.37%     99.85% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2              5893      0.15%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total       4066304                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy    5765624998                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total       3897709                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy    5501303494                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    115477021                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    115667783                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy   3070848423                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy   2949460514                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   1304480252                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   1225261932                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy      8215479                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy      7656487                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy     96957457                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy     90771952                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.cpu1.branchPred.lookups                3600044                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted          2023819                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect           196135                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups             2284720                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits                1344428                       # Number of BTB hits
+system.cpu1.branchPred.lookups               19337823                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted          6215951                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect           910078                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups             9913117                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits                3669706                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            58.844322                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS                 748131                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect             53981                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups         144785                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits            107908                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses           36877                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted        17103                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            37.018689                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS                8699112                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect            707232                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        3579063                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           3516137                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses           62926                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted        23615                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1313,58 +1327,62 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                    22955                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort               22955                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1        18858                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         4097                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walkWaitTime::samples        22955                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0          22955    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total        22955                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples         1846                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 11730.498375                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 11025.049339                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  6418.983235                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-16383         1704     92.31%     92.31% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::16384-32767          130      7.04%     99.35% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::32768-49151            9      0.49%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::49152-65535            1      0.05%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-147455            1      0.05%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.05%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total         1846                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples  -1572230032                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0    -1572230032    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total  -1572230032                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         1316     71.29%     71.29% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M          530     28.71%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         1846                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        22955                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                    26974                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort               26974                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1        20087                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         6887                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walkWaitTime::samples        26974                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0          26974    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total        26974                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples         2714                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 11914.148858                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 11049.041659                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  5760.245338                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-8191          673     24.80%     24.80% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::8192-16383         1844     67.94%     92.74% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-24575          118      4.35%     97.09% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::24576-32767           56      2.06%     99.15% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-40959           13      0.48%     99.63% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::40960-49151            4      0.15%     99.78% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::49152-57343            1      0.04%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::57344-65535            2      0.07%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::90112-98303            2      0.07%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-106495            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total         2714                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples  -2024068032                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0    -2024068032    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total  -2024068032                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K         1997     73.58%     73.58% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M          717     26.42%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         2714                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        26974                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        22955                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         1846                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        26974                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         2714                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         1846                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        24801                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         2714                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        29688                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                     3573471                       # DTB read hits
-system.cpu1.dtb.read_misses                     21372                       # DTB read misses
-system.cpu1.dtb.write_hits                    2968093                       # DTB write hits
-system.cpu1.dtb.write_misses                     1583                       # DTB write misses
+system.cpu1.dtb.read_hits                    11185393                       # DTB read hits
+system.cpu1.dtb.read_misses                     25019                       # DTB read misses
+system.cpu1.dtb.write_hits                    6992115                       # DTB write hits
+system.cpu1.dtb.write_misses                     1955                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    1717                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                      110                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   261                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_entries                    2060                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                      164                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                   367                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                      217                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                 3594843                       # DTB read accesses
-system.cpu1.dtb.write_accesses                2969676                       # DTB write accesses
+system.cpu1.dtb.perms_faults                      283                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                11210412                       # DTB read accesses
+system.cpu1.dtb.write_accesses                6994070                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                          6541564                       # DTB hits
-system.cpu1.dtb.misses                          22955                       # DTB misses
-system.cpu1.dtb.accesses                      6564519                       # DTB accesses
+system.cpu1.dtb.hits                         18177508                       # DTB hits
+system.cpu1.dtb.misses                          26974                       # DTB misses
+system.cpu1.dtb.accesses                     18204482                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1394,44 +1412,45 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                     2082                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                2082                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1          151                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2         1931                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples         2082                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0           2082    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total         2082                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples          843                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 11844.009490                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 11365.721789                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  4291.658656                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::4096-8191          129     15.30%     15.30% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::8192-12287          559     66.31%     81.61% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::12288-16383          106     12.57%     94.19% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::16384-20479           28      3.32%     97.51% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::20480-24575            2      0.24%     97.75% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::24576-28671            9      1.07%     98.81% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::28672-32767            1      0.12%     98.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::32768-36863            2      0.24%     99.17% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::36864-40959            5      0.59%     99.76% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::40960-45055            1      0.12%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::61440-65535            1      0.12%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total          843                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples  -1573105532                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0    -1573105532    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total  -1573105532                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K          703     83.39%     83.39% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          140     16.61%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total          843                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                     2420                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                2420                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1          181                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2239                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples         2420                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0           2420    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         2420                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples         1133                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 12165.931156                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 11504.985007                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  4742.932714                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::4096-8191          196     17.30%     17.30% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::8192-12287          640     56.49%     73.79% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::12288-16383          219     19.33%     93.12% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-20479           41      3.62%     96.73% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::20480-24575            2      0.18%     96.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::24576-28671           15      1.32%     98.23% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::28672-32767            8      0.71%     98.94% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-36863            3      0.26%     99.21% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::36864-40959            5      0.44%     99.65% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::40960-45055            2      0.18%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::45056-49151            1      0.09%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::49152-53247            1      0.09%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total         1133                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples  -2024645532                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0    -2024645532    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total  -2024645532                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K          964     85.08%     85.08% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          169     14.92%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total         1133                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         2082                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total         2082                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         2420                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         2420                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          843                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total          843                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total         2925                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                     6880260                       # ITB inst hits
-system.cpu1.itb.inst_misses                      2082                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         1133                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total         1133                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         3553                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    39602800                       # ITB inst hits
+system.cpu1.itb.inst_misses                      2420                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
@@ -1440,759 +1459,748 @@ system.cpu1.itb.flush_tlb                          66                       # Nu
 system.cpu1.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                     907                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                    1166                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                     1103                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                     1819                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                 6882342                       # ITB inst accesses
-system.cpu1.itb.hits                          6880260                       # DTB hits
-system.cpu1.itb.misses                           2082                       # DTB misses
-system.cpu1.itb.accesses                      6882342                       # DTB accesses
-system.cpu1.numCycles                        40344479                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                39605220                       # ITB inst accesses
+system.cpu1.itb.hits                         39602800                       # DTB hits
+system.cpu1.itb.misses                           2420                       # DTB misses
+system.cpu1.itb.accesses                     39605220                       # DTB accesses
+system.cpu1.numCycles                       115435582                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                   14007066                       # Number of instructions committed
-system.cpu1.committedOps                     17164558                       # Number of ops (including micro ops) committed
-system.cpu1.discardedOps                      1348197                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu1.numFetchSuspends                     2750                       # Number of times Execute suspended instruction fetching
-system.cpu1.quiesceCycles                  5656772716                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.cpi                              2.880295                       # CPI: cycles per instruction
-system.cpu1.ipc                              0.347187                       # IPC: instructions per cycle
-system.cpu1.op_class_0::No_OpClass                 24      0.00%      0.00% # Class of committed instruction
-system.cpu1.op_class_0::IntAlu               10609725     61.81%     61.81% # Class of committed instruction
-system.cpu1.op_class_0::IntMult                 25154      0.15%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::IntDiv                      0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatAdd                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatCmp                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatCvt                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatMult                   0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatDiv                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::FloatSqrt                   0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdAdd                     0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdAlu                     0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdCmp                     0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdCvt                     0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdMisc                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdMult                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdShift                   0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdSqrt                    0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     61.96% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMisc            3180      0.02%     61.98% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMult               0      0.00%     61.98% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     61.98% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     61.98% # Class of committed instruction
-system.cpu1.op_class_0::MemRead               3461168     20.16%     82.14% # Class of committed instruction
-system.cpu1.op_class_0::MemWrite              3065307     17.86%    100.00% # Class of committed instruction
+system.cpu1.committedInsts                   47603897                       # Number of instructions committed
+system.cpu1.committedOps                     58246015                       # Number of ops (including micro ops) committed
+system.cpu1.discardedOps                      5049538                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu1.numFetchSuspends                     2772                       # Number of times Execute suspended instruction fetching
+system.cpu1.quiesceCycles                  5578401245                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.cpi                              2.424919                       # CPI: cycles per instruction
+system.cpu1.ipc                              0.412385                       # IPC: instructions per cycle
+system.cpu1.op_class_0::No_OpClass                 66      0.00%      0.00% # Class of committed instruction
+system.cpu1.op_class_0::IntAlu               40076529     68.81%     68.81% # Class of committed instruction
+system.cpu1.op_class_0::IntMult                 45752      0.08%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::IntDiv                      0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatAdd                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatCmp                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatCvt                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatMult                   0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatDiv                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::FloatSqrt                   0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdAdd                     0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdAlu                     0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdCmp                     0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdCvt                     0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdMisc                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdMult                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdShift                   0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdSqrt                    0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     68.88% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMisc            3347      0.01%     68.89% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMult               0      0.00%     68.89% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     68.89% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     68.89% # Class of committed instruction
+system.cpu1.op_class_0::MemRead              11012402     18.91%     87.80% # Class of committed instruction
+system.cpu1.op_class_0::MemWrite              7107919     12.20%    100.00% # Class of committed instruction
 system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu1.op_class_0::total                17164558                       # Class of committed instruction
+system.cpu1.op_class_0::total                58246015                       # Class of committed instruction
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    2755                       # number of quiesce instructions executed
-system.cpu1.tickCycles                       27219778                       # Number of cycles that the object actually ticked
-system.cpu1.idleCycles                       13124701                       # Total number of cycles that the object has spent stopped
-system.cpu1.dcache.tags.replacements           155125                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          474.675908                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs            6200474                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs           155475                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            39.880843                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle      91637729500                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   474.675908                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.927101                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.927101                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         13156233                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        13156233                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data      3254524                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total        3254524                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data      2729726                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total       2729726                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data        42620                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total        42620                       # number of SoftPFReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        70434                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total        70434                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        61835                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        61835                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data      5984250                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total         5984250                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data      6026870                       # number of overall hits
-system.cpu1.dcache.overall_hits::total        6026870                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data       133031                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total       133031                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data       121759                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total       121759                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data        24466                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total        24466                       # number of SoftPFReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16570                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total        16570                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23417                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total        23417                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       254790                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        254790                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       279256                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       279256                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2166796500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total   2166796500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4455024500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total   4455024500                       # number of WriteReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    320532500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total    320532500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    635944000                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total    635944000                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1106500                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1106500                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data   6621821000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total   6621821000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data   6621821000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total   6621821000                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data      3387555                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total      3387555                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      2851485                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      2851485                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        67086                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total        67086                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        87004                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total        87004                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        85252                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total        85252                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data      6239040                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total      6239040                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data      6306126                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total      6306126                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.039271                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.039271                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.042700                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.042700                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.364696                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.364696                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.190451                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190451                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.274680                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.274680                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.040838                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.040838                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044283                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.044283                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16287.906578                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 16287.906578                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 36588.872280                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 36588.872280                       # average WriteReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19344.146047                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19344.146047                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27157.364308                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27157.364308                       # average StoreCondReq miss latency
+system.cpu1.kern.inst.quiesce                    2777                       # number of quiesce instructions executed
+system.cpu1.tickCycles                       97896037                       # Number of cycles that the object actually ticked
+system.cpu1.idleCycles                       17539545                       # Total number of cycles that the object has spent stopped
+system.cpu1.dcache.tags.replacements           196286                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          471.109798                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs           17737294                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs           196629                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            90.206907                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle      91177108000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   471.109798                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.920136                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.920136                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3           63                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses         36398755                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses        36398755                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     10795076                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       10795076                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data      6704752                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total       6704752                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data        50350                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total        50350                       # number of SoftPFReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        80171                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total        80171                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        71533                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        71533                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data     17499828                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total        17499828                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data     17550178                       # number of overall hits
+system.cpu1.dcache.overall_hits::total       17550178                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data       159722                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total       159722                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data       145538                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total       145538                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data        31004                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total        31004                       # number of SoftPFReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16960                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total        16960                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23795                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total        23795                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       305260                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        305260                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       336264                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       336264                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   2429598500                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total   2429598500                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   3913148500                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total   3913148500                       # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    317482500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total    317482500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    583924500                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total    583924500                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       387500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total       387500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data   6342747000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total   6342747000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data   6342747000                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total   6342747000                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     10954798                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     10954798                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data      6850290                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total      6850290                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        81354                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total        81354                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        97131                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total        97131                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        95328                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total        95328                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data     17805088                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total     17805088                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data     17886442                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total     17886442                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.014580                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.014580                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.021246                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.021246                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.381100                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.381100                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.174610                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.174610                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.249612                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.249612                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.017145                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.017145                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.018800                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.018800                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15211.420468                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 15211.420468                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 26887.469252                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 26887.469252                       # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 18719.487028                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18719.487028                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24539.798277                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24539.798277                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 25989.328467                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 25989.328467                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 23712.367863                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 23712.367863                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20778.179257                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 20778.179257                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18862.402755                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 18862.402755                       # average overall miss latency
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks       155125                       # number of writebacks
-system.cpu1.dcache.writebacks::total           155125                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        12753                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total        12753                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        42136                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total        42136                       # number of WriteReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        11686                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total        11686                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data        54889                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total        54889                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data        54889                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total        54889                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       120278                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total       120278                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        79623                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total        79623                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        23936                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total        23936                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         4884                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4884                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23417                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total        23417                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data       199901                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total       199901                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data       223837                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total       223837                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         2973                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total         2973                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2311                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2311                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         5284                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total         5284                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1843019500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1843019500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2713747500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2713747500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    448609500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    448609500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     89247000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     89247000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    612539000                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    612539000                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1094500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1094500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4556767000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total   4556767000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5005376500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total   5005376500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    389467000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    389467000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    389467000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total    389467000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035506                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035506                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.027923                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027923                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.356796                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.356796                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.056135                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.056135                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.274680                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.274680                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.032040                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.032040                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035495                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035495                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15322.997556                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15322.997556                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34082.457330                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34082.457330                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 18742.041277                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 18742.041277                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 18273.341523                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18273.341523                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26157.876756                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26157.876756                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.writebacks::writebacks       196286                       # number of writebacks
+system.cpu1.dcache.writebacks::total           196286                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        16292                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total        16292                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data        52982                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total        52982                       # number of WriteReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        12069                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total        12069                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data        69274                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total        69274                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data        69274                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total        69274                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       143430                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total       143430                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        92556                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total        92556                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        30096                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total        30096                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         4891                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4891                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23795                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total        23795                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data       235986                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total       235986                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data       266082                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total       266082                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data        14424                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total        14424                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data        11758                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total        11758                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        26182                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total        26182                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   2041290000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2041290000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2380409500                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2380409500                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    535271500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    535271500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     82814000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     82814000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    560137500                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    560137500                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       379500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       379500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4421699500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total   4421699500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4956971000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total   4956971000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   2479783500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   2479783500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   2479783500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total   2479783500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.013093                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013093                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.013511                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013511                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.369939                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.369939                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.050355                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.050355                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.249612                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.249612                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013254                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.013254                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.014876                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.014876                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14231.959841                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14231.959841                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25718.586585                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25718.586585                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17785.469830                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17785.469830                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16931.915764                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16931.915764                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23540.134482                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23540.134482                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22795.118584                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22795.118584                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22361.702936                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22361.702936                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 131001.345442                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 131001.345442                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 73706.850871                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 73706.850871                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements           856657                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          499.135889                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs            6021932                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs           857169                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs             7.025373                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle      73312939000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.135889                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.974875                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.974875                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18737.126355                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18737.126355                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18629.486399                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18629.486399                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 171920.653078                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171920.653078                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 94713.295394                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 94713.295394                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements           946364                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          499.210861                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs           38654025                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs           946876                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            40.822690                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle      72815756000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.210861                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.975021                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.975021                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          464                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses         14615371                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses        14615371                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst      6021932                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total        6021932                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst      6021932                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total         6021932                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst      6021932                       # number of overall hits
-system.cpu1.icache.overall_hits::total        6021932                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst       857169                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total       857169                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst       857169                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total        857169                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst       857169                       # number of overall misses
-system.cpu1.icache.overall_misses::total       857169                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   7590039500                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total   7590039500                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst   7590039500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total   7590039500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst   7590039500                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total   7590039500                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst      6879101                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total      6879101                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst      6879101                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total      6879101                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst      6879101                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total      6879101                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.124605                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.124605                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.124605                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.124605                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.124605                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.124605                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  8854.776013                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total  8854.776013                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  8854.776013                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total  8854.776013                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  8854.776013                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total  8854.776013                       # average overall miss latency
+system.cpu1.icache.tags.tag_accesses         80148678                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses        80148678                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst     38654025                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total       38654025                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst     38654025                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total        38654025                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst     38654025                       # number of overall hits
+system.cpu1.icache.overall_hits::total       38654025                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst       946876                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total       946876                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst       946876                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total        946876                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst       946876                       # number of overall misses
+system.cpu1.icache.overall_misses::total       946876                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   8324695000                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total   8324695000                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst   8324695000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total   8324695000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst   8324695000                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total   8324695000                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst     39600901                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total     39600901                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst     39600901                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total     39600901                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst     39600901                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total     39600901                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.023910                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.023910                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.023910                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.023910                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.023910                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.023910                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  8791.747811                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total  8791.747811                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  8791.747811                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total  8791.747811                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  8791.747811                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total  8791.747811                       # average overall miss latency
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks       856657                       # number of writebacks
-system.cpu1.icache.writebacks::total           856657                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       857169                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total       857169                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst       857169                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total       857169                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst       857169                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total       857169                       # number of overall MSHR misses
+system.cpu1.icache.writebacks::writebacks       946364                       # number of writebacks
+system.cpu1.icache.writebacks::total           946364                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       946876                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total       946876                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst       946876                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total       946876                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst       946876                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total       946876                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst          112                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total          112                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst          112                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total          112                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   7161455000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total   7161455000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   7161455000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total   7161455000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   7161455000                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total   7161455000                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     15471500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     15471500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     15471500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total     15471500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.124605                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.124605                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.124605                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.124605                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.124605                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.124605                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8354.776013                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8354.776013                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8354.776013                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total  8354.776013                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8354.776013                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total  8354.776013                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 138138.392857                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 138138.392857                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 138138.392857                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 138138.392857                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued       119555                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified       119603                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit           42                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   7851257000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total   7851257000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   7851257000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total   7851257000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   7851257000                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total   7851257000                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     10474500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     10474500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     10474500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total     10474500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.023910                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.023910                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.023910                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.023910                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.023910                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.023910                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8291.747811                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8291.747811                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8291.747811                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total  8291.747811                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8291.747811                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total  8291.747811                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 93522.321429                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 93522.321429                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 93522.321429                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 93522.321429                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued       199879                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified       199934                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit           48                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage        49365                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements           38167                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       15174.819793                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs           1843147                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs           53515                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs           34.441689                       # Average number of references to valid blocks.
+system.cpu1.l2cache.prefetcher.pfSpanPage        58626                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements           53638                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       15286.424872                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs           2058198                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs           68366                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs           30.105579                       # Average number of references to valid blocks.
 system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 14738.835731                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    34.198599                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     0.090889                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   401.694574                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.899587                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.002087                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000006                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.024517                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.926197                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022          877                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           83                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14388                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3           49                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          826                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           15                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           60                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2130                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4        11914                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.053528                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.005066                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.878174                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses        34225299                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses       34225299                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker        24322                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         2742                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total         27064                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks        94449                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total        94449                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks       899051                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total       899051                       # number of WritebackClean hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data        18073                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total        18073                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       844303                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total       844303                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        82475                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total        82475                       # number of ReadSharedReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker        24322                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker         2742                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst       844303                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data       100548                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total         971915                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker        24322                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker         2742                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst       844303                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data       100548                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total        971915                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          663                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          241                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total          904                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29265                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total        29265                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23415                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total        23415                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            2                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::total            2                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data        32287                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total        32287                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        12866                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total        12866                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        66621                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total        66621                       # number of ReadSharedReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          663                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker          241                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst        12866                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data        98908                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total       112678                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          663                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker          241                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst        12866                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data        98908                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total       112678                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker     14913000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      4829500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total     19742500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     64203500                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total     64203500                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     57147000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     57147000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      1072999                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      1072999                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1705106500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total   1705106500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    739774500                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total    739774500                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1604700496                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1604700496                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker     14913000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      4829500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst    739774500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data   3309806996                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total   4069323996                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker     14913000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      4829500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst    739774500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data   3309806996                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total   4069323996                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker        24985                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         2983                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total        27968                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks        94449                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total        94449                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks       899051                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total       899051                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29265                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total        29265                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23415                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total        23415                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            2                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            2                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        50360                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total        50360                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       857169                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total       857169                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       149096                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total       149096                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker        24985                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         2983                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst       857169                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data       199456                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total      1084593                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker        24985                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         2983                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst       857169                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data       199456                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total      1084593                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.026536                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.080791                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.032323                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.tags.occ_blocks::writebacks 14816.571197                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    39.116539                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.045474                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   428.691662                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.904332                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.002387                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000125                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.026165                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.933009                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022          907                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           45                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13776                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          323                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          581                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           12                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           20                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         5681                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         7813                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.055359                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.002747                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.840820                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses        38543839                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses       38543839                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker        30076                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         3135                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total         33211                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks       117792                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total       117792                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks      1004693                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total      1004693                       # number of WritebackClean hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data        28032                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total        28032                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       926813                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total       926813                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data       106584                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total       106584                       # number of ReadSharedReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker        30076                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker         3135                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst       926813                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data       134616                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total        1094640                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker        30076                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker         3135                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst       926813                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data       134616                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total       1094640                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          622                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          230                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total          852                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        30029                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total        30029                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23795                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total        23795                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data        34495                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total        34495                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        20063                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total        20063                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        71833                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total        71833                       # number of ReadSharedReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          622                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker          230                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst        20063                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data       106328                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total       127243                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          622                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker          230                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst        20063                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data       106328                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total       127243                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker     14337000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      4653500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total     18990500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     67215000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total     67215000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     37021000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     37021000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data       366000                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total       366000                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1366050498                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total   1366050498                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    796902000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total    796902000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1679934496                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1679934496                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker     14337000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      4653500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst    796902000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data   3045984994                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total   3861877494                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker     14337000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      4653500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst    796902000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data   3045984994                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total   3861877494                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker        30698                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         3365                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total        34063                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks       117792                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total       117792                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks      1004693                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total      1004693                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        30029                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total        30029                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23795                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total        23795                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        62527                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total        62527                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       946876                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total       946876                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       178417                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total       178417                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker        30698                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         3365                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst       946876                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data       240944                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total      1221883                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker        30698                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         3365                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst       946876                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data       240944                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total      1221883                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.020262                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.068351                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.025012                       # miss rate for ReadReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.641124                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.641124                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.015010                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.015010                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.446833                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.446833                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.026536                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.080791                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.015010                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.495889                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.103890                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.026536                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.080791                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.015010                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.495889                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.103890                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 22493.212670                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20039.419087                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21839.048673                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2193.866393                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2193.866393                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  2440.614990                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  2440.614990                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 536499.500000                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 536499.500000                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 52810.930096                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 52810.930096                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 57498.406653                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 57498.406653                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 24087.007040                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 24087.007040                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 22493.212670                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20039.419087                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 57498.406653                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 33463.491285                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 36114.627487                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 22493.212670                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20039.419087                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 57498.406653                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 33463.491285                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 36114.627487                       # average overall miss latency
-system.cpu1.l2cache.blocked_cycles::no_mshrs           30                       # number of cycles access was blocked
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.551682                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.551682                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.021189                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.021189                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.402613                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.402613                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.020262                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.068351                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.021189                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.441298                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.104137                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.020262                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.068351                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.021189                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.441298                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.104137                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 23049.839228                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20232.608696                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 22289.319249                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2238.336275                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2238.336275                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  1555.831057                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  1555.831057                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total          inf                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39601.405943                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39601.405943                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 39719.982057                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 39719.982057                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 23386.667632                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 23386.667632                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 23049.839228                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20232.608696                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 39719.982057                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 28647.063746                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 30350.412156                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 23049.839228                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20232.608696                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 39719.982057                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 28647.063746                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 30350.412156                       # average overall miss latency
+system.cpu1.l2cache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.l2cache.blocked::no_mshrs               1                       # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_mshrs               4                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu1.l2cache.avg_blocked_cycles::no_mshrs           30                       # average number of cycles each access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_mshrs    37.250000                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches             580                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks        29115                       # number of writebacks
-system.cpu1.l2cache.writebacks::total           29115                       # number of writebacks
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data          240                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total          240                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            9                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            9                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data           39                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            9                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data          279                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total          288                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            9                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data          279                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total          288                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          663                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          241                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total          904                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        19989                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total        19989                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29265                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29265                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23415                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23415                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            2                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            2                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        32047                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total        32047                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        12857                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        12857                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        66582                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        66582                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          663                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          241                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        12857                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data        98629                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total       112390                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          663                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          241                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        12857                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data        98629                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        19989                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total       132379                       # number of overall MSHR misses
+system.cpu1.l2cache.unused_prefetches             841                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks        35327                       # number of writebacks
+system.cpu1.l2cache.writebacks::total           35327                       # number of writebacks
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data          230                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total          230                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst           22                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::total           22                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data           84                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           84                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.inst           22                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data          314                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total          336                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.inst           22                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data          314                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total          336                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          622                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          230                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total          852                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        26036                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total        26036                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        30029                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total        30029                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23795                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23795                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        34265                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total        34265                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        20041                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        20041                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        71749                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        71749                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          622                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          230                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        20041                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data       106014                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total       126907                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          622                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          230                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        20041                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data       106014                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        26036                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total       152943                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst          112                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         2973                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         3085                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         2311                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2311                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data        14424                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total        14536                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data        11758                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total        11758                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst          112                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data         5284                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         5396                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker     10935000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3383500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total     14318500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher    962292245                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total    962292245                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    589948999                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    589948999                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    435782000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    435782000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      1000999                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      1000999                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1490377000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1490377000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    662136000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    662136000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1202991996                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1202991996                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker     10935000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3383500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    662136000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2693368996                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total   3369823496                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker     10935000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3383500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    662136000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2693368996                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    962292245                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total   4332115741                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     14575500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    365633500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    380209000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     14575500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    365633500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    380209000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.026536                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.080791                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.032323                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        26182                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        26294                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker     10605000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3273500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total     13878500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1006636893                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total   1006636893                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    505691500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    505691500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    380458500                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    380458500                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data       318000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       318000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1135025000                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1135025000                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    675844000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    675844000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1246810496                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1246810496                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker     10605000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3273500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    675844000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2381835496                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total   3071557996                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker     10605000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3273500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    675844000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2381835496                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1006636893                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total   4078194889                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      9578500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data   2364337500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total   2373916000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      9578500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data   2364337500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total   2373916000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.020262                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.068351                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.025012                       # mshr miss rate for ReadReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.636358                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.636358                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.014999                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.014999                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.446571                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.446571                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.026536                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.080791                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.014999                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.494490                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.103624                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.026536                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.080791                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.014999                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.494490                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.548003                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.548003                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.021165                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.021165                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.402142                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.402142                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.020262                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.068351                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.021165                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.439994                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.103862                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.020262                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.068351                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.021165                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.439994                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.122054                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16493.212670                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14039.419087                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15839.048673                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 48141.089849                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 48141.089849                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20158.858671                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20158.858671                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18611.232116                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 18611.232116                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 500499.500000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 500499.500000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 46505.975598                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 46505.975598                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51500.038889                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 51500.038889                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 18067.826079                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 18067.826079                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16493.212670                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14039.419087                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 51500.038889                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27308.083789                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 29983.303639                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16493.212670                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14039.419087                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 51500.038889                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27308.083789                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 48141.089849                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 32725.097946                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 130138.392857                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 122984.695594                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 123244.408428                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 130138.392857                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 69196.347464                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 70461.267606                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests      2128285                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests      1071677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        18282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops       177050                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       175620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         1430                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq         34150                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp      1077374                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         2311                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         2311                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty       124900                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean       917333                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict        97527                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq        24473                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq        71017                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        41707                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp        84949                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           12                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq        57470                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp        55019                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq       857169                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq       232907                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq           41                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      2571219                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       743876                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         6996                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        52037                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total          3374128                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    109692032                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     25376564                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        11932                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        99940                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total         135180468                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                     380471                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples      1449236                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.140738                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.350577                       # Request fanout histogram
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.125170                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 17049.839228                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14232.608696                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 16289.319249                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 38663.269819                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 38663.269819                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 16840.104566                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16840.104566                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15989.010296                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15989.010296                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total          inf                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 33124.908799                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33124.908799                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 33723.067711                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33723.067711                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 17377.391964                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 17377.391964                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 17049.839228                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14232.608696                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 33723.067711                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 22467.178825                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 24203.219649                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 17049.839228                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14232.608696                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 33723.067711                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 22467.178825                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 38663.269819                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26664.802502                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 85522.321429                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 163916.909318                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 163312.878371                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 85522.321429                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 90303.930181                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 90283.562790                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests      2394243                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests      1206431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        20164                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops       192169                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       190372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         1797                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq         53056                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp      1216172                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq        11758                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp        11758                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty       154274                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean      1024857                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict       118852                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq        31456                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq        74303                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        42261                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp        86315                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq            6                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq        69975                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp        67112                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq       946876                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq       270105                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq           65                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      2840340                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       913098                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         8024                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        64559                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total          3826021                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    121174528                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     30799564                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        13460                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side       122792                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total         152110344                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                     428107                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples      1655199                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.135380                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.345288                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0           1246703     86.02%     86.02% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1            201103     13.88%     99.90% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2              1430      0.10%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0           1432915     86.57%     86.57% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1            220487     13.32%     99.89% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2              1797      0.11%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total       1449236                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy    2091716493                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total       1655199                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy    2373087991                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy     78610365                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoopLayer0.occupancy     79906669                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy   1286047248                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy   1420645672                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy    331216893                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy    410383006                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy      4013000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy      4659998                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy     27068966                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy     33872477                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                31009                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               31009                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               59425                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              59425                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56620                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                31003                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               31003                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               59422                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              59422                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56602                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          122                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
@@ -2211,11 +2219,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       107934                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       107916                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72934                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::total        72934                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  180868                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71564                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  180850                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71546                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          244                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
@@ -2234,63 +2242,63 @@ system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       162814                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       162796                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321176                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::total      2321176                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2483990                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             48277500                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  2483972                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             48463001                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               110000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               112500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               322500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               326500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                28500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                29000                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy                13500                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy                13000                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer7.occupancy                88000                       # Layer occupancy (ticks)
+system.iobus.reqLayer7.occupancy                84000                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy               577000                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy               574000                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy               19000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy               18000                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer13.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy                8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer15.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer15.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               47500                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               48500                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy                8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer18.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer18.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer19.occupancy                2500                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer20.occupancy                9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer21.occupancy                9000                       # Layer occupancy (ticks)
+system.iobus.reqLayer21.occupancy                8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6148000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             6138000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            33110001                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            33143500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           187086234                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           187679851                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            84733000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            84718000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer3.occupancy            36758000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36433                       # number of replacements
-system.iocache.tags.tagsinuse               14.469289                       # Cycle average of tags in use
+system.iocache.tags.replacements                36449                       # number of replacements
+system.iocache.tags.tagsinuse               14.476064                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36449                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                36465                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         272370801000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide    14.469289                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.904331                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.904331                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         271175186000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide    14.476064                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.904754                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.904754                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
@@ -2304,14 +2312,14 @@ system.iocache.demand_misses::realview.ide        36467                       #
 system.iocache.demand_misses::total             36467                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ide        36467                       # number of overall misses
 system.iocache.overall_misses::total            36467                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     31660877                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     31660877                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   4578259357                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   4578259357                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   4609920234                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   4609920234                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   4609920234                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   4609920234                       # number of overall miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide     31712877                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     31712877                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   4301380974                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4301380974                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   4333093851                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4333093851                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   4333093851                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4333093851                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ide          243                       # number of ReadReq accesses(hits+misses)
 system.iocache.ReadReq_accesses::total            243                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
@@ -2328,22 +2336,22 @@ system.iocache.demand_miss_rate::realview.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 130291.674897                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 130291.674897                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126387.460165                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126387.460165                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 126413.476129                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 126413.476129                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 126413.476129                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 126413.476129                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::realview.ide 130505.666667                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 130505.666667                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118743.953567                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 118743.953567                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 118822.328434                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 118822.328434                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 118822.328434                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 118822.328434                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs           152                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    9                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs    16.888889                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks           36190                       # number of writebacks
-system.iocache.writebacks::total                36190                       # number of writebacks
+system.iocache.writebacks::writebacks           36206                       # number of writebacks
+system.iocache.writebacks::total                36206                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ide          243                       # number of ReadReq MSHR misses
 system.iocache.ReadReq_mshr_misses::total          243                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
@@ -2352,14 +2360,14 @@ system.iocache.demand_mshr_misses::realview.ide        36467
 system.iocache.demand_mshr_misses::total        36467                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ide        36467                       # number of overall MSHR misses
 system.iocache.overall_mshr_misses::total        36467                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     19510877                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     19510877                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2765398414                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   2765398414                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   2784909291                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2784909291                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   2784909291                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2784909291                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide     19562877                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     19562877                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2487893822                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2487893822                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   2507456699                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2507456699                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   2507456699                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2507456699                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -2368,565 +2376,569 @@ system.iocache.demand_mshr_miss_rate::realview.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 80291.674897                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 80291.674897                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76341.608160                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76341.608160                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 76367.929662                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76367.929662                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 76367.929662                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76367.929662                       # average overall mshr miss latency
-system.l2c.tags.replacements                   132278                       # number of replacements
-system.l2c.tags.tagsinuse                63284.055151                       # Cycle average of tags in use
-system.l2c.tags.total_refs                     475189                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   196356                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     2.420038                       # Average number of references to valid blocks.
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 80505.666667                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 80505.666667                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68680.814432                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68680.814432                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 68759.610031                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 68759.610031                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 68759.610031                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 68759.610031                       # average overall mshr miss latency
+system.l2c.tags.replacements                   131721                       # number of replacements
+system.l2c.tags.tagsinuse                63119.316885                       # Cycle average of tags in use
+system.l2c.tags.total_refs                     480965                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   195649                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     2.458305                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   13432.084830                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    86.256901                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     0.025522                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     9264.781047                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2924.876995                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 33297.808041                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker     5.154929                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     1918.631510                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      571.851499                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1782.583876                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.204957                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001316                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.141369                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.044630                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.508084                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000079                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.029276                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.008726                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.027200                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.965638                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022        29131                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023           62                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        34885                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2          127                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3         5182                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4        23822                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4           62                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         3378                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        31070                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.444504                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.000946                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.532303                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                  6384287                       # Number of tag accesses
-system.l2c.tags.data_accesses                 6384287                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       266285                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          266285                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data           34059                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            2216                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               36275                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data          2214                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data           916                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total              3130                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data             4440                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data             1284                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total                 5724                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker          468                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker           93                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst        47246                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data        51272                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        49179                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           71                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker           15                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst         9697                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data         5512                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         3623                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           167176                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker           468                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker            93                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst               47246                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data               55712                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher        49179                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker            71                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker            15                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                9697                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                6796                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher         3623                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                  172900                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker          468                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker           93                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst              47246                       # number of overall hits
-system.l2c.overall_hits::cpu0.data              55712                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher        49179                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker           71                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker           15                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst               9697                       # number of overall hits
-system.l2c.overall_hits::cpu1.data               6796                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher         3623                       # number of overall hits
-system.l2c.overall_hits::total                 172900                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data          9961                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          2371                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             12332                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data          734                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data         1296                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total            2030                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          11316                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data           8107                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total              19423                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker          140                       # number of ReadSharedReq misses
+system.l2c.tags.occ_blocks::writebacks   13508.912510                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker    74.990696                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.038635                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     9208.691215                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2842.970469                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 33089.520800                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker     8.769626                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2121.922145                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      593.095570                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1670.405219                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.206130                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001144                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000001                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.140513                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.043380                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.504906                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000134                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.032378                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.009050                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.025488                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.963124                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022        27523                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023           79                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        36326                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2          134                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3         4354                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4        23032                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4           79                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2          409                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         3689                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        32199                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.419968                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.001205                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.554291                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                  6440622                       # Number of tag accesses
+system.l2c.tags.data_accesses                 6440622                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       269250                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          269250                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data           33826                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            2712                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               36538                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data          2202                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data          1074                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total              3276                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data             4226                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data             1659                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total                 5885                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker          466                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker           69                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst        46028                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data        50195                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        48669                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker          136                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker           26                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst        16745                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data        10025                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         5491                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           177850                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker           466                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker            69                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst               46028                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data               54421                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher        48669                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker           136                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker            26                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst               16745                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               11684                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher         5491                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                  183735                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker          466                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker           69                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst              46028                       # number of overall hits
+system.l2c.overall_hits::cpu0.data              54421                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher        48669                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker          136                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker           26                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst              16745                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              11684                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher         5491                       # number of overall hits
+system.l2c.overall_hits::total                 183735                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          9873                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          3017                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             12890                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data          747                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data         1385                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total            2132                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          11157                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data           8253                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total              19410                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker          117                       # number of ReadSharedReq misses
 system.l2c.ReadSharedReq_misses::cpu0.itb.walker            1                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        22687                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         9939                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       134210                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker           11                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst         3160                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         1668                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         5252                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         177068                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker          140                       # number of demand (read+write) misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        22311                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         9661                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       130681                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker           13                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst         3296                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         1822                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         6980                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         174882                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker          117                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             22687                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             21255                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       134210                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker           11                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              3160                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data              9775                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher         5252                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                196491                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker          140                       # number of overall misses
+system.l2c.demand_misses::cpu0.inst             22311                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             20818                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       130681                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker           13                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              3296                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             10075                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher         6980                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                194292                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker          117                       # number of overall misses
 system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            22687                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            21255                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       134210                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker           11                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             3160                       # number of overall misses
-system.l2c.overall_misses::cpu1.data             9775                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher         5252                       # number of overall misses
-system.l2c.overall_misses::total               196491                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data     28980000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data      5338000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     34318000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data      4765000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data      2590000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total      7355000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data   1685307000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1070056000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total   2755363000                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker     20017500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       133000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst   2974322500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data   1361155500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  20176294779                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker      1494500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst    420880000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    230733500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher    884118696                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  26069149975                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker     20017500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker       133000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   2974322500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data   3046462500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  20176294779                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker      1494500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    420880000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1300789500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher    884118696                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     28824512975                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker     20017500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker       133000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   2974322500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data   3046462500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  20176294779                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker      1494500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    420880000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1300789500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher    884118696                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    28824512975                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       266285                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       266285                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        44020                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         4587                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           48607                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data         2948                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data         2212                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total          5160                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data        15756                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data         9391                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total            25147                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          608                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           94                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst        69933                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data        61211                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       183389                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           82                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           15                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst        12857                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data         7180                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher         8875                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       344244                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker          608                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker           94                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst           69933                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data           76967                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       183389                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker           82                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker           15                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst           12857                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data           16571                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher         8875                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total              369391                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker          608                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker           94                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst          69933                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data          76967                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       183389                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker           82                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker           15                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst          12857                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data          16571                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher         8875                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total             369391                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.226284                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.516896                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.253708                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.248982                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.585895                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.393411                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.718203                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.863273                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.772378                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.230263                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.010638                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.324411                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.162373                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.134146                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.245781                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.232312                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.514368                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.230263                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.010638                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.324411                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.276157                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.134146                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.245781                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.589886                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.531932                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.230263                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.010638                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.324411                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.276157                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.134146                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.245781                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.589886                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.531932                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  2909.346451                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  2251.370730                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  2782.841388                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  6491.825613                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  1998.456790                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total  3623.152709                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 148931.336161                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 131991.612187                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 141860.835092                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 142982.142857                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker       133000                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 131102.503636                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 136950.950800                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 150333.766329                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 135863.636364                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 133189.873418                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 138329.436451                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 168339.431835                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 147226.771495                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 142982.142857                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker       133000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 131102.503636                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 143329.216655                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 150333.766329                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 135863.636364                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 133189.873418                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 133073.094629                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 168339.431835                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 146696.352377                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 142982.142857                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker       133000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 131102.503636                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 143329.216655                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 150333.766329                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 135863.636364                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 133189.873418                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 133073.094629                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 168339.431835                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 146696.352377                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs               405                       # number of cycles access was blocked
+system.l2c.overall_misses::cpu0.inst            22311                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            20818                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       130681                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker           13                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             3296                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            10075                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher         6980                       # number of overall misses
+system.l2c.overall_misses::total               194292                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data     11941000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data      3314000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total     15255000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data      1661000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data      2074000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total      3735000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   1109421000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    686062500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   1795483500                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker     10072500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker        84000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   1812545500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data    856898000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  13156370360                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker      1285500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst    273248000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data    169259000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher    891916725                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  17171679585                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker     10072500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker        84000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   1812545500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data   1966319000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  13156370360                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker      1285500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    273248000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data    855321500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher    891916725                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     18967163085                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker     10072500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker        84000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   1812545500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data   1966319000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  13156370360                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker      1285500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    273248000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data    855321500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher    891916725                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    18967163085                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       269250                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       269250                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        43699                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         5729                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           49428                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data         2949                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data         2459                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total          5408                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data        15383                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data         9912                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total            25295                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          583                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst        68339                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data        59856                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       179350                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker          149                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           26                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst        20041                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        11847                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher        12471                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       352732                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker          583                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker           70                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst           68339                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data           75239                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       179350                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker          149                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker           26                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst           20041                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data           21759                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher        12471                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total              378027                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker          583                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker           70                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst          68339                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data          75239                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       179350                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker          149                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker           26                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst          20041                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data          21759                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher        12471                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total             378027                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.225932                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.526619                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.260783                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.253306                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.563237                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.394231                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.725281                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.832627                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.767345                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.200686                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.014286                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.326475                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.161404                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.087248                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.164463                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.153794                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.495793                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.200686                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.014286                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.326475                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.276692                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.087248                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.164463                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.463027                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.513963                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.200686                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.014286                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.326475                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.276692                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.087248                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.164463                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.463027                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.513963                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  1209.460144                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  1098.442161                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  1183.475562                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  2223.560910                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  1497.472924                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  1751.876173                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 99437.214305                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83128.862232                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 92503.013910                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 86089.743590                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker        84000                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 81239.993725                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88696.615257                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 100675.464375                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 98884.615385                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 82902.912621                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 92897.365532                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 127781.765759                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 98190.091519                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 86089.743590                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 81239.993725                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 94452.829282                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 100675.464375                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 98884.615385                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82902.912621                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 84895.434243                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 127781.765759                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 97621.945757                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 86089.743590                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 81239.993725                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 94452.829282                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 100675.464375                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 98884.615385                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82902.912621                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 84895.434243                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 127781.765759                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 97621.945757                       # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        9                       # number of cycles access was blocked
+system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs            45                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks              102335                       # number of writebacks
-system.l2c.writebacks::total                   102335                       # number of writebacks
-system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            5                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst           11                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total           16                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst              5                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst             11                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 16                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst             5                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst            11                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                16                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks         3679                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total         3679                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         9961                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         2371                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        12332                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          734                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1296                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total         2030                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        11316                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data         8107                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         19423                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker          140                       # number of ReadSharedReq MSHR misses
+system.l2c.writebacks::writebacks              102453                       # number of writebacks
+system.l2c.writebacks::total                   102453                       # number of writebacks
+system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst              3                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                  3                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst             3                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                 3                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks         4008                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total         4008                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         9873                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         3017                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        12890                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          747                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1385                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total         2132                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        11157                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data         8253                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         19410                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker          117                       # number of ReadSharedReq MSHR misses
 system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker            1                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        22682                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data         9939                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       134210                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker           11                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         3149                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data         1668                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         5252                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       177052                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker          140                       # number of demand (read+write) MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        22308                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data         9661                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       130681                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker           13                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         3296                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data         1822                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         6980                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       174879                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker          117                       # number of demand (read+write) MSHR misses
 system.l2c.demand_mshr_misses::cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        22682                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data        21255                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       134210                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker           11                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         3149                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data         9775                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         5252                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           196475                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker          140                       # number of overall MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        22308                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data        20818                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       130681                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker           13                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         3296                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        10075                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         6980                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           194289                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker          117                       # number of overall MSHR misses
 system.l2c.overall_mshr_misses::cpu0.itb.walker            1                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        22682                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data        21255                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       134210                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker           11                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         3149                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data         9775                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         5252                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          196475                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         3917                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        32042                       # number of ReadReq MSHR uncacheable
+system.l2c.overall_mshr_misses::cpu0.inst        22308                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data        20818                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       130681                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker           13                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         3296                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        10075                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         6980                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          194289                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         3449                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        20575                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst          112                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         2970                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        39041                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28724                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2311                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        31035                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         3917                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        60766                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        14421                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        38557                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        19271                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        11758                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        31029                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         3449                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        39846                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst          112                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         5281                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        70076                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    724560000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    171620000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    896180000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     54722500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     95730500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total    150453000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   1572143507                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    988981523                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   2561125030                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker     18617001                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       123000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   2746980529                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data   1261761509                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  18834169861                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker      1384500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    388132513                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    214052502                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher    831585272                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  24296806687                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker     18617001                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       123000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   2746980529                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data   2833905016                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  18834169861                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker      1384500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    388132513                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   1203034025                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher    831585272                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  26857931717                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker     18617001                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       123000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   2746980529                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data   2833905016                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  18834169861                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker      1384500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    388132513                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   1203034025                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    831585272                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  26857931717                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    443763000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5869096507                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     12223000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    312114003                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   6637196510                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    443763000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5869096507                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     12223000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    312114003                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   6637196510                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        26179                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        69586                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    236541500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     69602500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    306144000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     19267000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     34208500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total     53475500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data    997851000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    603531502                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   1601382502                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker      8902500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker        74000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   1589128504                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    760287501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  11849557367                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker      1155500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    240287501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    151039000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher    822114729                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  15422546602                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      8902500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   1589128504                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data   1758138501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  11849557367                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker      1155500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    240287501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    754570502                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher    822114729                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  17023929104                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      8902500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker        74000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   1589128504                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data   1758138501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  11849557367                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker      1155500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    240287501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    754570502                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    822114729                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  17023929104                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    219448500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   4080498000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      7226000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2104700001                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   6411872501                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    219448500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   4080498000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      7226000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2104700001                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   6411872501                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.226284                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.516896                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.253708                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.248982                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.585895                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.393411                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.718203                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.863273                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.772378                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.230263                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.010638                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.324339                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.162373                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.134146                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.244925                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.232312                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.514321                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.230263                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.010638                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.324339                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.276157                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.134146                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.244925                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.589886                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.531889                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.230263                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.010638                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.324339                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.276157                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.731832                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.134146                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.244925                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.589886                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.591775                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.531889                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 72739.684771                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 72382.960776                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 72671.099578                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 74553.814714                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73866.126543                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 74114.778325                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 138931.027483                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 121991.059948                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 131860.424754                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 132978.578571                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker       123000                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 121108.391191                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 126950.549250                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 140333.580665                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 125863.636364                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 123255.799619                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 128328.838129                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 158336.875857                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 137229.778184                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 132978.578571                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker       123000                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 121108.391191                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 133328.864550                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 140333.580665                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 125863.636364                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 123255.799619                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 123072.534527                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 158336.875857                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 136698.978074                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 132978.578571                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker       123000                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 121108.391191                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 133328.864550                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 140333.580665                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 125863.636364                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 123255.799619                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 123072.534527                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 158336.875857                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 136698.978074                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 113291.549655                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183168.856719                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 109133.928571                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 105088.889899                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 170005.801849                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 113291.549655                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96585.204012                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 109133.928571                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 59101.307139                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 94714.260374                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               39041                       # Transaction distribution
-system.membus.trans_dist::ReadResp             216336                       # Transaction distribution
-system.membus.trans_dist::WriteReq              31035                       # Transaction distribution
-system.membus.trans_dist::WriteResp             31035                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       138525                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            18214                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            73002                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq          40704                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp              16                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             39822                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            19318                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        177295                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.225932                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.526619                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.260783                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.253306                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.563237                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.394231                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.725281                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.832627                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.767345                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.200686                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.014286                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.326431                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.161404                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.087248                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.164463                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.153794                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.495784                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.200686                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.014286                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.326431                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.276692                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.087248                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.164463                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.463027                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.513955                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.200686                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.014286                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.326431                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.276692                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.728637                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.087248                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.164463                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.463027                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.559699                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.513955                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 23958.421959                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 23070.102751                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23750.504267                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 25792.503347                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24699.277978                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 25082.317073                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 89437.214305                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73128.741306                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 82502.962494                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 76089.743590                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 71235.812444                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78696.563606                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90675.441472                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 88884.615385                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 72902.761226                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 82897.365532                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117781.479799                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 88189.814683                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 76089.743590                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71235.812444                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 84452.805313                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90675.441472                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 88884.615385                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72902.761226                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 74895.335186                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117781.479799                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 87621.682669                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 76089.743590                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71235.812444                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 84452.805313                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 90675.441472                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 88884.615385                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72902.761226                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 74895.335186                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 117781.479799                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 87621.682669                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63626.703392                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 198323.110571                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 64517.857143                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 145946.883087                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 166295.938507                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63626.703392                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 102406.715856                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 64517.857143                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 80396.501050                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 92143.139439                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        526346                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       301567                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               38557                       # Transaction distribution
+system.membus.trans_dist::ReadResp             213679                       # Transaction distribution
+system.membus.trans_dist::WriteReq              31029                       # Transaction distribution
+system.membus.trans_dist::WriteResp             31029                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       138659                       # Transaction distribution
+system.membus.trans_dist::CleanEvict            18543                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            76988                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq          41072                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.membus.trans_dist::ReadExReq             39665                       # Transaction distribution
+system.membus.trans_dist::ReadExResp            19299                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        175122                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107934                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107916                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           42                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        14218                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       664863                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       787057                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72915                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        72915                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 859972                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162814                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        14190                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       664223                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       786371                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72931                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        72931                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 859302                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162796                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port         1344                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        28436                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     19371036                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     19563630                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2317120                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      2317120                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                21880750                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           120342                       # Total snoops (count)
-system.membus.snoop_fanout::samples            593889                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        28380                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     19209376                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     19401896                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2318144                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      2318144                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                21720040                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           123861                       # Total snoops (count)
+system.membus.snoop_fanout::samples            438659                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.011132                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.104918                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  593889    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  433776     98.89%     98.89% # Request fanout histogram
+system.membus.snoop_fanout::1                    4883      1.11%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              593889                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            88806999                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              438659                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            89013499                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               23828                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            12293000                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            12314999                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          1011120672                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          1002605728                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         1148583006                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         1133893717                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy            1341627                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy            1318131                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2969,52 +2981,52 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests      1040507                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests       561217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       153026                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops          21153                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops        20199                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops          954                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              39044                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp            500503                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             31035                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            31035                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       404834                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          139205                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          109172                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq         43834                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp         153006                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq           22                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp           22                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq            50921                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp           50921                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       461474                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        36224                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1330590                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       273408                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               1603998                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     36819910                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      4347048                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total               41166958                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          447482                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples           940492                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.338468                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.475327                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests      1068358                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests       578478                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       169754                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops          19773                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops        18732                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops         1041                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              38560                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp            513452                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             31029                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            31029                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       371703                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          144260                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          113415                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq         44348                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp         157763                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp           14                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq            51662                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp           51662                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       474894                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4314                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1271960                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       368625                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               1640585                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     36024040                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      5855360                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total               41879400                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          387762                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples           889983                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.383411                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.488617                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                 623120     66.25%     66.25% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 316418     33.64%     99.90% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    954      0.10%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                 549795     61.78%     61.78% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 339147     38.11%     99.88% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                   1041      0.12%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total             940492                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy          900307645                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total             889983                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy          926156147                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           342123                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           342619                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy         690598933                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy         669727799                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy         213088139                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy         257138606                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt
index 3f52f900f..c94a5f66f 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-minor/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.858505                       # Nu
 sim_ticks                                2858505242500                       # Number of ticks simulated
 final_tick                               2858505242500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 187730                       # Simulator instruction rate (inst/s)
-host_op_rate                                   226980                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             4795719535                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 583724                       # Number of bytes of host memory used
-host_seconds                                   596.05                       # Real time elapsed on the host
+host_inst_rate                                 171882                       # Simulator instruction rate (inst/s)
+host_op_rate                                   207819                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             4390877747                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 578076                       # Number of bytes of host memory used
+host_seconds                                   651.01                       # Real time elapsed on the host
 sim_insts                                   111897168                       # Number of instructions simulated
 sim_ops                                     135292215                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
index 9ae10924b..8cc8c8d31 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.832863                       # Nu
 sim_ticks                                2832862976500                       # Number of ticks simulated
 final_tick                               2832862976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  87854                       # Simulator instruction rate (inst/s)
-host_op_rate                                   106560                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2200515158                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 584732                       # Number of bytes of host memory used
-host_seconds                                  1287.36                       # Real time elapsed on the host
+host_inst_rate                                  92547                       # Simulator instruction rate (inst/s)
+host_op_rate                                   112251                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2318051416                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 579360                       # Number of bytes of host memory used
+host_seconds                                  1222.09                       # Real time elapsed on the host
 sim_insts                                   113100501                       # Number of instructions simulated
 sim_ops                                     137180951                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
index b0a0917e9..fccb40933 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
@@ -1,166 +1,166 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.837405                       # Number of seconds simulated
-sim_ticks                                2837404742000                       # Number of ticks simulated
-final_tick                               2837404742000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.825951                       # Number of seconds simulated
+sim_ticks                                2825951018000                       # Number of ticks simulated
+final_tick                               2825951018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 116559                       # Simulator instruction rate (inst/s)
-host_op_rate                                   141347                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2740803117                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 620980                       # Number of bytes of host memory used
-host_seconds                                  1035.25                       # Real time elapsed on the host
-sim_insts                                   120667663                       # Number of instructions simulated
-sim_ops                                     146328933                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 126581                       # Simulator instruction rate (inst/s)
+host_op_rate                                   153564                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2973571752                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 617520                       # Number of bytes of host memory used
+host_seconds                                   950.36                       # Real time elapsed on the host
+sim_insts                                   120297223                       # Number of instructions simulated
+sim_ops                                     145940268                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker         1728                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          1294720                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          1292968                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher      8487552                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker          512                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker         1600                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker          192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          1286144                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          1281192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher      8384576                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker          320                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           177584                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           590804                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher       372608                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           188912                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           582932                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher       428544                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             12219756                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      1294720                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       177584                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1472304                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8624448                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             12155436                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      1286144                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       188912                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1475056                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8692480                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data            40                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8642012                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker           27                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             22477                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             20723                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       132618                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker            8                       # Number of read requests responded to by this memory
+system.physmem.bytes_written::total           8710044                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker           25                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker            3                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             22343                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             20539                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       131009                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              2843                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data              9252                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher         5822                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              3020                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data              9129                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher         6696                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                193790                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          134757                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                192785                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          135820                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data               10                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               139148                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker           609                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker            90                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              456304                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              455687                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher      2991308                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker           180                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total               140211                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker           566                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker            68                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              455119                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              453367                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher      2966993                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker           113                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu1.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               62587                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              208220                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       131320                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide              338                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4306667                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         456304                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          62587                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             518891                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3039555                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               6176                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               66849                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              206278                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       151646                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide              340                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4301361                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         455119                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          66849                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             521968                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3075949                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6201                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                 14                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3045745                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3039555                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker          609                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker           90                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             456304                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             461863                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher      2991308                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker          180                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3082164                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3075949                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker          566                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker           68                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             455119                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             459568                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher      2966993                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker          113                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              62587                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             208234                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       131320                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide             338                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7352412                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        193791                       # Number of read requests accepted
-system.physmem.writeReqs                       139148                       # Number of write requests accepted
-system.physmem.readBursts                      193791                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     139148                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 12392320                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     10304                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   8655168                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  12219820                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                8642012                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      161                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    3896                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bw_total::cpu1.inst              66849                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             206292                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       151646                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide             340                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                7383525                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        192786                       # Number of read requests accepted
+system.physmem.writeReqs                       140211                       # Number of write requests accepted
+system.physmem.readBursts                      192786                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     140211                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 12328960                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      9344                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   8722752                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  12155500                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                8710044                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      146                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    3897                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               12077                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               11849                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               12654                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               12755                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               14933                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               12164                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               12136                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               11937                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               12161                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               11860                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              11714                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10962                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              11429                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              12078                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              11741                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              11180                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                8714                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                8695                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                9246                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               11498                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               11843                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               12508                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               12790                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               14191                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               11869                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               11798                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               11857                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               12385                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               12638                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              11524                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              10795                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              11419                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              12202                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              11695                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              11628                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                8335                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                8752                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                9292                       # Per bank write bursts
 system.physmem.perBankWrBursts::3                9229                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                8656                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                8632                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                8647                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                8231                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                8368                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                8311                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               8380                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               8024                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               8294                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               8191                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               8117                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7502                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                7962                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                8394                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                8300                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                8278                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                8796                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                9162                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               8546                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               8147                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               8256                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               8410                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               8295                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               8139                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          16                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2837404463500                       # Total gap between requests
+system.physmem.numWrRetry                           6                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2825950731000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                     551                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      28                       # Read request sizes (log2)
 system.physmem.readPktSize::4                    3087                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  190125                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  189120                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                   4391                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 134757                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     61827                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     74131                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     12988                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      9962                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      8314                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      7219                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      6282                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      5192                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      4551                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      1309                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                      813                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      555                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      243                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      227                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                       10                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        2                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 135820                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                     58633                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     71115                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     15338                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     12619                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                      8378                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                      7227                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                      6243                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                      5114                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      4480                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                      1398                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                      907                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      653                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      279                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      238                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                        7                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                        3                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::16                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        1                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                        2                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                        2                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                        2                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
@@ -188,160 +188,162 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     2623                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3607                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4817                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4664                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     5751                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     5631                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6168                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     6834                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7663                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7666                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     8574                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     9601                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     8837                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     9413                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    11928                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     9305                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     8281                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     8065                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1451                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      493                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      415                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      324                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      280                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      257                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      199                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      172                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      176                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      106                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      133                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      143                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      132                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      154                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      106                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      107                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      109                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      117                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      131                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       75                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      113                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       88                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       38                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       51                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       47                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       29                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       60                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        87851                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      239.580927                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     135.192901                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     302.402140                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          47357     53.91%     53.91% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        17068     19.43%     73.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5804      6.61%     79.94% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3391      3.86%     83.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2670      3.04%     86.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1518      1.73%     88.57% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          937      1.07%     89.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          934      1.06%     90.70% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8172      9.30%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          87851                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          6505                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        29.766180                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      576.399644                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           6503     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::45056-47103            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            6505                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          6505                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        20.789700                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.910113                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       14.034203                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            5345     82.17%     82.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             508      7.81%     89.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27             102      1.57%     91.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              40      0.61%     92.16% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              39      0.60%     92.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              25      0.38%     93.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              50      0.77%     93.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              17      0.26%     94.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             116      1.78%     95.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              12      0.18%     96.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               7      0.11%     96.25% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              11      0.17%     96.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              77      1.18%     97.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               7      0.11%     97.71% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               5      0.08%     97.79% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              26      0.40%     98.19% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              87      1.34%     99.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-99               1      0.02%     99.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             3      0.05%     99.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-107             2      0.03%     99.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             1      0.02%     99.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::116-119             1      0.02%     99.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.02%     99.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             9      0.14%     99.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             2      0.03%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             2      0.03%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::152-155             1      0.02%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             2      0.03%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             5      0.08%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-211             1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            6505                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     6373061511                       # Total ticks spent queuing
-system.physmem.totMemAccLat               10003624011                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    968150000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       32913.61                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::15                     2723                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     3577                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     4190                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     4774                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     5406                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     5763                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     6710                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     7308                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     8419                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8358                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     9796                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    10601                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     9066                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     9176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    10699                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     8900                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     8132                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     7787                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      704                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      533                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      411                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      241                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      198                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      196                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      211                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      152                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      138                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      188                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      175                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      157                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                       93                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      157                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      113                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                       89                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      105                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      126                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       83                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       85                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      125                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      135                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       96                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      112                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       47                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       38                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       32                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       26                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       18                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       22                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        88838                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      236.966703                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     133.563892                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     301.532977                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          48504     54.60%     54.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        17119     19.27%     73.87% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         5692      6.41%     80.28% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3330      3.75%     84.02% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2666      3.00%     87.02% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1452      1.63%     88.66% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          904      1.02%     89.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         1002      1.13%     90.80% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         8169      9.20%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          88838                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          6725                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        28.644610                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      576.008815                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           6723     99.97%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::47104-49151            1      0.01%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total            6725                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          6725                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.266617                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.732165                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       12.286650                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            5583     83.02%     83.02% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23             392      5.83%     88.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              83      1.23%     90.08% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              55      0.82%     90.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             273      4.06%     94.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              27      0.40%     95.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              22      0.33%     95.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              18      0.27%     95.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              21      0.31%     96.27% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55              12      0.18%     96.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               9      0.13%     96.58% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               9      0.13%     96.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             148      2.20%     98.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               9      0.13%     99.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               7      0.10%     99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               7      0.10%     99.26% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83              12      0.18%     99.43% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               3      0.04%     99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               1      0.01%     99.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               2      0.03%     99.52% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               2      0.03%     99.55% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             2      0.03%     99.58% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             2      0.03%     99.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             4      0.06%     99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119             1      0.01%     99.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            11      0.16%     99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             1      0.01%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             3      0.04%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             1      0.01%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-155             1      0.01%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             3      0.04%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175             1      0.01%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            6725                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     6328126220                       # Total ticks spent queuing
+system.physmem.totMemAccLat                9940126220                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    963200000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       32849.49                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  51663.61                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           4.37                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           3.05                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        4.31                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        3.05                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  51599.49                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           4.36                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           3.09                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        4.30                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        3.08                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
 system.physmem.avgRdQLen                         1.02                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        23.46                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     161607                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     79408                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.46                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  58.71                       # Row buffer hit rate for writes
-system.physmem.avgGap                      8522295.27                       # Average gap between requests
-system.physmem.pageHitRate                      73.28                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  346988880                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  189329250                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 783931200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                453924000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           185325366720                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            80760068955                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1631599751250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1899459360255                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.435829                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2714212324269                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     94747120000                       # Time in different power states
+system.physmem.avgWrQLen                        21.86                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     160949                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     79145                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   83.55                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  58.06                       # Row buffer hit rate for writes
+system.physmem.avgGap                      8486414.99                       # Average gap between requests
+system.physmem.pageHitRate                      72.99                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  340562880                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  185823000                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 767153400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                444152160                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           184577274960                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            79601761125                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1625743658250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1891660385775                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              669.389284                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2704476978140                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     94364660000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     28445283231                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     27109359860                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  317164680                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  173056125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 726375000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                422411760                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           185325366720                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            80003948850                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1632263014500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1899231337635                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.355466                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2715316377598                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     94747120000                       # Time in different power states
+system.physmem_1.actEnergy                  331052400                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  180633750                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 735430800                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                439026480                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           184577274960                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            79228268055                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1626071283750                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1891562970195                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              669.354813                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2705022466825                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     94364660000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     27339711152                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     26562494425                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst          112                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu1.inst          176                       # Number of bytes read from this memory
@@ -352,13 +354,13 @@ system.realview.nvmem.bytes_inst_read::total          288
 system.realview.nvmem.num_reads::cpu0.inst            7                       # Number of read requests responded to by this memory
 system.realview.nvmem.num_reads::cpu1.inst           11                       # Number of read requests responded to by this memory
 system.realview.nvmem.num_reads::total             18                       # Number of read requests responded to by this memory
-system.realview.nvmem.bw_read::cpu0.inst           39                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.inst           40                       # Total read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_read::cpu1.inst           62                       # Total read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_read::total              102                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::cpu0.inst           39                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst           40                       # Instruction read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_inst_read::cpu1.inst           62                       # Instruction read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_inst_read::total          102                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total::cpu0.inst           39                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst           40                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bw_total::cpu1.inst           62                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bw_total::total             102                       # Total bandwidth to/from this memory (bytes/s)
 system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
@@ -367,19 +369,19 @@ system.cf0.dma_read_txs                             1                       # Nu
 system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
 system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
 system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups               53928985                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         24980647                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect           980964                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            32646997                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits               14259525                       # Number of BTB hits
+system.cpu0.branchPred.lookups               23820996                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         15588859                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect           920395                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            14518297                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits                9504336                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            43.677907                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS               15577797                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect             34581                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups       10158007                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           9989505                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses          168502                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted        52676                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            65.464538                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS                3840995                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect             33136                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        1356781                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits           1203053                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses          153728                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted        48358                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -410,86 +412,82 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                    71164                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort               71164                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        25792                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        21511                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore        23861                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples        47303                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean   513.360675                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev  3057.570781                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-8191        45975     97.19%     97.19% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::8192-16383          952      2.01%     99.21% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::16384-24575          188      0.40%     99.60% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::24576-32767          150      0.32%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::32768-40959           13      0.03%     99.95% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::40960-49151           18      0.04%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::49152-57343            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::57344-65535            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                    66654                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort               66654                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        25108                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        18968                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore        22578                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples        44076                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::mean   460.137036                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::stdev  2988.406264                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0-8191        42948     97.44%     97.44% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::8192-16383          855      1.94%     99.38% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::16384-24575          123      0.28%     99.66% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::24576-32767          110      0.25%     99.91% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::32768-40959            6      0.01%     99.92% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::40960-49151           18      0.04%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::57344-65535           13      0.03%     99.99% # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walkWaitTime::65536-73727            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walkWaitTime::73728-81919            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walkWaitTime::81920-90111            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total        47303                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples        18252                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 10854.262547                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean  9468.640105                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev  6407.913673                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-32767        18169     99.55%     99.55% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::32768-65535           76      0.42%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-163839            6      0.03%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::294912-327679            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total        18252                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples  80034835468                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.679509                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.477500                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0    25803805568     32.24%     32.24% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1    54166837400     67.68%     99.92% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::2       30476500      0.04%     99.96% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::3       15818500      0.02%     99.98% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::4        5905000      0.01%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::5        3281500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::6        3666500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::7        1298500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::8         960000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::9         729000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::10        669000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::11        276500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::12        755500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::13        113500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::14        120500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::15        122000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total  80034835468                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         5842     79.40%     79.40% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1516     20.60%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         7358                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        71164                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkWaitTime::total        44076                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples        16898                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 11121.375311                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean  9757.603879                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev  6791.562531                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-16383        15594     92.28%     92.28% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::16384-32767         1190      7.04%     99.33% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-49151           80      0.47%     99.80% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::49152-65535           11      0.07%     99.86% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::81920-98303            1      0.01%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-114687            8      0.05%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::114688-131071           13      0.08%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::229376-245759            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total        16898                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples  90055870948                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     0.547875                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::stdev     0.509370                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0-1  89997968948     99.94%     99.94% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::2-3     40556500      0.05%     99.98% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::4-5      7037000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::6-7      4893500      0.01%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::8-9      1776500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::10-11      1132500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::12-13      1239500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::14-15      1264500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::16-17         2000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total  90055870948                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         5227     78.38%     78.38% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1442     21.62%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         6669                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        66654                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        71164                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         7358                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        66654                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         6669                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         7358                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        78522                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         6669                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        73323                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    24435903                       # DTB read hits
-system.cpu0.dtb.read_misses                     60770                       # DTB read misses
-system.cpu0.dtb.write_hits                   18100495                       # DTB write hits
-system.cpu0.dtb.write_misses                    10394                       # DTB write misses
+system.cpu0.dtb.read_hits                    17666854                       # DTB read hits
+system.cpu0.dtb.read_misses                     56136                       # DTB read misses
+system.cpu0.dtb.write_hits                   14559303                       # DTB write hits
+system.cpu0.dtb.write_misses                    10518                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3811                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                      278                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  2366                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_entries                    3504                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                      145                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                  2262                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      972                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                24496673                       # DTB read accesses
-system.cpu0.dtb.write_accesses               18110889                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      861                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                17722990                       # DTB read accesses
+system.cpu0.dtb.write_accesses               14569821                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         42536398                       # DTB hits
-system.cpu0.dtb.misses                          71164                       # DTB misses
-system.cpu0.dtb.accesses                     42607562                       # DTB accesses
+system.cpu0.dtb.hits                         32226157                       # DTB hits
+system.cpu0.dtb.misses                          66654                       # DTB misses
+system.cpu0.dtb.accesses                     32292811                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -519,55 +517,58 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    11512                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort               11512                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walksShortTerminationLevel::Level1         3903                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksShortTerminationLevel::Level2         6443                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksSquashedBefore         1166                       # Table walks squashed before starting
-system.cpu0.itb.walker.walkWaitTime::samples        10346                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::mean   443.263097                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::stdev  2195.478359                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0-4095         9924     95.92%     95.92% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::4096-8191          200      1.93%     97.85% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::8192-12287          136      1.31%     99.17% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::12288-16383           57      0.55%     99.72% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::16384-20479            9      0.09%     99.81% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::20480-24575           14      0.14%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::24576-28671            1      0.01%     99.95% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walks                    10841                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort               10841                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walksShortTerminationLevel::Level1         3909                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksShortTerminationLevel::Level2         5864                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksSquashedBefore         1068                       # Table walks squashed before starting
+system.cpu0.itb.walker.walkWaitTime::samples         9773                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::mean   421.927760                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::stdev  2234.177799                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0-4095         9414     96.33%     96.33% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::4096-8191          161      1.65%     97.97% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::8192-12287          108      1.11%     99.08% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::12288-16383           59      0.60%     99.68% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::16384-20479            8      0.08%     99.76% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::20480-24575           12      0.12%     99.89% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::24576-28671            3      0.03%     99.92% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::28672-32767            3      0.03%     99.95% # Table walker wait (enqueue to first request) latency
 system.cpu0.itb.walker.walkWaitTime::32768-36863            3      0.03%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::36864-40959            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::40960-45055            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        10346                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples         4037                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 11847.659153                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 10978.083476                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev  5361.043324                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-16383         3811     94.40%     94.40% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::16384-32767          205      5.08%     99.48% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::32768-49151           19      0.47%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-147455            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::147456-163839            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total         4037                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples  19905249824                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     0.798667                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::stdev     0.401122                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     4008511500     20.14%     20.14% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1    15895875324     79.86%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walkWaitTime::36864-40959            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         9773                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples         3645                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 12199.451303                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 11419.234768                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev  4654.618910                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-8191          570     15.64%     15.64% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::8192-16383         2859     78.44%     94.07% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::16384-24575          148      4.06%     98.13% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::24576-32767           43      1.18%     99.31% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-40959           22      0.60%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::40960-49151            1      0.03%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::49152-57343            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::90112-98303            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total         3645                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples  21336382212                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     0.847765                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::stdev     0.359386                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0     3249113500     15.23%     15.23% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1    18086389212     84.77%    100.00% # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::2         793000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::3          70000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total  19905249824                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         2512     87.50%     87.50% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          359     12.50%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         2871                       # Table walker page sizes translated
+system.cpu0.itb.walker.walksPending::3          86500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total  21336382212                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         2247     87.19%     87.19% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          330     12.81%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         2577                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        11512                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        11512                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        10841                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        10841                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2871                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2871                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total        14383                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    74030113                       # ITB inst hits
-system.cpu0.itb.inst_misses                     11512                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2577                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2577                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total        13418                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    37363257                       # ITB inst hits
+system.cpu0.itb.inst_misses                     10841                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
@@ -576,1016 +577,1022 @@ system.cpu0.itb.flush_tlb                          66                       # Nu
 system.cpu0.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    2605                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    2348                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                     2155                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                     1915                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                74041625                       # ITB inst accesses
-system.cpu0.itb.hits                         74030113                       # DTB hits
-system.cpu0.itb.misses                          11512                       # DTB misses
-system.cpu0.itb.accesses                     74041625                       # DTB accesses
-system.cpu0.numCycles                       210680851                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                37374098                       # ITB inst accesses
+system.cpu0.itb.hits                         37363257                       # DTB hits
+system.cpu0.itb.misses                          10841                       # DTB misses
+system.cpu0.itb.accesses                     37374098                       # DTB accesses
+system.cpu0.numCycles                       130634754                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles          21171726                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                     200049751                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                   53928985                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches          39826827                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                    180241612                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles                5811272                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                    155130                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles               70350                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingTrapStallCycles       431363                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.PendingQuiesceStallCycles       450452                       # Number of stall cycles due to pending quiesce instructions
-system.cpu0.fetch.IcacheWaitRetryStallCycles       103873                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                 74029415                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes               271959                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.ItlbSquashes                   5637                       # Number of outstanding ITLB misses that were squashed
-system.cpu0.fetch.rateDist::samples         205530142                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             1.189019                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            1.306227                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.icacheStallCycles          18759180                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu0.fetch.Insts                     111594210                       # Number of instructions fetch has processed
+system.cpu0.fetch.Branches                   23820996                       # Number of branches that fetch encountered
+system.cpu0.fetch.predictedBranches          14548384                       # Number of branches that fetch has predicted taken
+system.cpu0.fetch.Cycles                    105958075                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu0.fetch.SquashCycles                2723782                       # Number of cycles fetch has spent squashing
+system.cpu0.fetch.TlbCycles                    147803                       # Number of cycles fetch has spent waiting for tlb
+system.cpu0.fetch.MiscStallCycles               57411                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu0.fetch.PendingTrapStallCycles       403538                       # Number of stall cycles due to pending traps
+system.cpu0.fetch.PendingQuiesceStallCycles       420731                       # Number of stall cycles due to pending quiesce instructions
+system.cpu0.fetch.IcacheWaitRetryStallCycles        91570                       # Number of stall cycles due to full MSHR
+system.cpu0.fetch.CacheLines                 37362977                       # Number of cache lines fetched
+system.cpu0.fetch.IcacheSquashes               256682                       # Number of outstanding Icache misses that were squashed
+system.cpu0.fetch.ItlbSquashes                   5313                       # Number of outstanding ITLB misses that were squashed
+system.cpu0.fetch.rateDist::samples         127200199                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::mean             1.057439                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::stdev            1.258294                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0                98403220     47.88%     47.88% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1                31059279     15.11%     62.99% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                14883047      7.24%     70.23% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3                61184596     29.77%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::0                65301995     51.34%     51.34% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::1                21243041     16.70%     68.04% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::2                 8702131      6.84%     74.88% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::3                31953032     25.12%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total           205530142                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.255975                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       0.949539                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles                26358424                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles            111125063                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                 60339651                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles              5146338                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles               2560666                       # Number of cycles decode is squashing
-system.cpu0.decode.BranchResolved             3166290                       # Number of times decode resolved a branch
-system.cpu0.decode.BranchMispred               349435                       # Number of times decode detected a branch misprediction
-system.cpu0.decode.DecodedInsts             158330686                       # Number of instructions handled by decode
-system.cpu0.decode.SquashedInsts              3996082                       # Number of squashed instructions handled by decode
-system.cpu0.rename.SquashCycles               2560666                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles                35191325                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles               13316748                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles      85113900                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                 56510449                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles             12837054                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts             141455630                       # Number of instructions processed by rename
-system.cpu0.rename.SquashedInsts              1082284                       # Number of squashed instructions processed by rename
-system.cpu0.rename.ROBFullEvents              1522598                       # Number of times rename has blocked due to ROB full
-system.cpu0.rename.IQFullEvents                176451                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents                 63363                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents               8486313                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.RenamedOperands          145805955                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups            652241827                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups       157050612                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups            10963                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps            133960988                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                11844956                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts           2734835                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts       2587650                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                 23017642                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads            25406580                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores           19629611                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads          1770048                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores         2573383                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                 138387691                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded            1764615                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                136383682                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued           482804                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined       11087380                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined     22916211                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved        126267                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples    205530142                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        0.663570                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       0.962312                       # Number of insts issued each cycle
+system.cpu0.fetch.rateDist::total           127200199                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.branchRate                 0.182348                       # Number of branch fetches per cycle
+system.cpu0.fetch.rate                       0.854246                       # Number of inst fetches per cycle
+system.cpu0.decode.IdleCycles                19580299                       # Number of cycles decode is idle
+system.cpu0.decode.BlockedCycles             60730761                       # Number of cycles decode is blocked
+system.cpu0.decode.RunCycles                 40895062                       # Number of cycles decode is running
+system.cpu0.decode.UnblockCycles              4960019                       # Number of cycles decode is unblocking
+system.cpu0.decode.SquashCycles               1034058                       # Number of cycles decode is squashing
+system.cpu0.decode.BranchResolved             3027631                       # Number of times decode resolved a branch
+system.cpu0.decode.BranchMispred               331959                       # Number of times decode detected a branch misprediction
+system.cpu0.decode.DecodedInsts             109730420                       # Number of instructions handled by decode
+system.cpu0.decode.SquashedInsts              3757258                       # Number of squashed instructions handled by decode
+system.cpu0.rename.SquashCycles               1034058                       # Number of cycles rename is squashing
+system.cpu0.rename.IdleCycles                25213970                       # Number of cycles rename is idle
+system.cpu0.rename.BlockCycles               12473804                       # Number of cycles rename is blocking
+system.cpu0.rename.serializeStallCycles      37385885                       # count of cycles rename stalled for serializing inst
+system.cpu0.rename.RunCycles                 40084231                       # Number of cycles rename is running
+system.cpu0.rename.UnblockCycles             11008251                       # Number of cycles rename is unblocking
+system.cpu0.rename.RenamedInsts             104776923                       # Number of instructions processed by rename
+system.cpu0.rename.SquashedInsts              1005898                       # Number of squashed instructions processed by rename
+system.cpu0.rename.ROBFullEvents              1454281                       # Number of times rename has blocked due to ROB full
+system.cpu0.rename.IQFullEvents                163264                       # Number of times rename has blocked due to IQ full
+system.cpu0.rename.LQFullEvents                 59868                       # Number of times rename has blocked due to LQ full
+system.cpu0.rename.SQFullEvents               6802738                       # Number of times rename has blocked due to SQ full
+system.cpu0.rename.RenamedOperands          108917617                       # Number of destination operands rename has renamed
+system.cpu0.rename.RenameLookups            478329249                       # Number of register rename lookups that rename has made
+system.cpu0.rename.int_rename_lookups       119800886                       # Number of integer rename lookups
+system.cpu0.rename.fp_rename_lookups             9453                       # Number of floating rename lookups
+system.cpu0.rename.CommittedMaps             97884799                       # Number of HB maps that are committed
+system.cpu0.rename.UndoneMaps                11032807                       # Number of HB maps that are undone due to squashing
+system.cpu0.rename.serializingInsts           1224750                       # count of serializing insts renamed
+system.cpu0.rename.tempSerializingInsts       1083467                       # count of temporary serializing insts renamed
+system.cpu0.rename.skidInsts                 12359769                       # count of insts added to the skid buffer
+system.cpu0.memDep0.insertedLoads            18590109                       # Number of loads inserted to the mem dependence unit.
+system.cpu0.memDep0.insertedStores           16025944                       # Number of stores inserted to the mem dependence unit.
+system.cpu0.memDep0.conflictingLoads          1692928                       # Number of conflicting loads.
+system.cpu0.memDep0.conflictingStores         2223672                       # Number of conflicting stores.
+system.cpu0.iq.iqInstsAdded                 101900058                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu0.iq.iqNonSpecInstsAdded            1687234                       # Number of non-speculative instructions added to the IQ
+system.cpu0.iq.iqInstsIssued                100089682                       # Number of instructions issued
+system.cpu0.iq.iqSquashedInstsIssued           451563                       # Number of squashed instructions issued
+system.cpu0.iq.iqSquashedInstsExamined        8991464                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu0.iq.iqSquashedOperandsExamined     21250511                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu0.iq.iqSquashedNonSpecRemoved        118873                       # Number of squashed non-spec instructions that were removed
+system.cpu0.iq.issued_per_cycle::samples    127200199                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::mean        0.786867                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::stdev       1.029325                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0          126796339     61.69%     61.69% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1           34494575     16.78%     78.48% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2           31991292     15.57%     94.04% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3           11085283      5.39%     99.43% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4            1162591      0.57%    100.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5                 62      0.00%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::0           71273767     56.03%     56.03% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::1           23216726     18.25%     74.28% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::2           22358125     17.58%     91.86% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::3            9249672      7.27%     99.13% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::4            1101855      0.87%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::5                 54      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total      205530142                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::total      127200199                       # Number of insts issued each cycle
 system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu               11095363     43.83%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                    72      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                      0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.83% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead               5922142     23.40%     67.23% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite              8295120     32.77%    100.00% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntAlu                9294441     40.55%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntMult                    68      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntDiv                      0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatMult                   0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMult                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShift                   0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     40.55% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemRead               5565368     24.28%     64.83% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemWrite              8061478     35.17%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass             2315      0.00%      0.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu             91932498     67.41%     67.41% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult              113960      0.08%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              1      0.00%     67.49% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc          8109      0.01%     67.50% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.50% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.50% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.50% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead            25157178     18.45%     85.94% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite           19169621     14.06%    100.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::No_OpClass             2273      0.00%      0.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntAlu             66026932     65.97%     65.97% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntMult               92216      0.09%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatDiv              1      0.00%     66.06% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMisc          8071      0.01%     66.07% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemRead            18353253     18.34%     84.41% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemWrite           15606936     15.59%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total             136383682                       # Type of FU issued
-system.cpu0.iq.rate                          0.647347                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                   25312697                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.185599                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads         504054876                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes        151247362                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses    132748931                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads              38130                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes             13196                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses        11435                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses             161669314                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                  24750                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads          382212                       # Number of loads that had data forwarded from stores
+system.cpu0.iq.FU_type_0::total             100089682                       # Type of FU issued
+system.cpu0.iq.rate                          0.766180                       # Inst issue rate
+system.cpu0.iq.fu_busy_cnt                   22921355                       # FU busy when requested
+system.cpu0.iq.fu_busy_rate                  0.229008                       # FU busy rate (busy events/executed inst)
+system.cpu0.iq.int_inst_queue_reads         350720067                       # Number of integer instruction queue reads
+system.cpu0.iq.int_inst_queue_writes        112586232                       # Number of integer instruction queue writes
+system.cpu0.iq.int_inst_queue_wakeup_accesses     98062666                       # Number of integer instruction queue wakeup accesses
+system.cpu0.iq.fp_inst_queue_reads              32413                       # Number of floating instruction queue reads
+system.cpu0.iq.fp_inst_queue_writes             11362                       # Number of floating instruction queue writes
+system.cpu0.iq.fp_inst_queue_wakeup_accesses         9718                       # Number of floating instruction queue wakeup accesses
+system.cpu0.iq.int_alu_accesses             122987773                       # Number of integer alu accesses
+system.cpu0.iq.fp_alu_accesses                  20991                       # Number of floating point alu accesses
+system.cpu0.iew.lsq.thread0.forwLoads          362703                       # Number of loads that had data forwarded from stores
 system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads      2031269                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses         2587                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation        20948                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores       944545                       # Number of stores squashed
+system.cpu0.iew.lsq.thread0.squashedLoads      1887830                       # Number of loads squashed
+system.cpu0.iew.lsq.thread0.ignoredResponses         2440                       # Number of memory responses ignored because the instruction is squashed
+system.cpu0.iew.lsq.thread0.memOrderViolation        18911                       # Number of memory ordering violations
+system.cpu0.iew.lsq.thread0.squashedStores       876012                       # Number of stores squashed
 system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads       125569                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked       392740                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu0.iew.lsq.thread0.rescheduledLoads       109448                       # Number of loads that were rescheduled
+system.cpu0.iew.lsq.thread0.cacheBlocked       364606                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles               2560666                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles                1904881                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles               242910                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts          140340084                       # Number of instructions dispatched to IQ
+system.cpu0.iew.iewSquashCycles               1034058                       # Number of cycles IEW is squashing
+system.cpu0.iew.iewBlockCycles                1622257                       # Number of cycles IEW is blocking
+system.cpu0.iew.iewUnblockCycles               187065                       # Number of cycles IEW is unblocking
+system.cpu0.iew.iewDispatchedInsts          103740401                       # Number of instructions dispatched to IQ
 system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts             25406580                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts            19629611                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts            903245                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                 30849                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents               186908                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents         20948                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect        273967                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect       422470                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts              696437                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts            135301485                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts             24689718                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts          1011162                       # Number of squashed instructions skipped in execute
+system.cpu0.iew.iewDispLoadInsts             18590109                       # Number of dispatched load instructions
+system.cpu0.iew.iewDispStoreInsts            16025944                       # Number of dispatched store instructions
+system.cpu0.iew.iewDispNonSpecInsts            873149                       # Number of dispatched non-speculative instructions
+system.cpu0.iew.iewIQFullEvents                 28190                       # Number of times the IQ has become full, causing a stall
+system.cpu0.iew.iewLSQFullEvents               135133                       # Number of times the LSQ has become full, causing a stall
+system.cpu0.iew.memOrderViolationEvents         18911                       # Number of memory order violations
+system.cpu0.iew.predictedTakenIncorrect        251727                       # Number of branches that were predicted taken incorrectly
+system.cpu0.iew.predictedNotTakenIncorrect       397563                       # Number of branches that were predicted not taken incorrectly
+system.cpu0.iew.branchMispredicts              649290                       # Number of branch mispredicts detected at execute
+system.cpu0.iew.iewExecutedInsts             99070135                       # Number of executed instructions
+system.cpu0.iew.iewExecLoadInsts             17913102                       # Number of load instructions executed
+system.cpu0.iew.iewExecSquashedInsts           953014                       # Number of squashed instructions skipped in execute
 system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                       187778                       # number of nop insts executed
-system.cpu0.iew.exec_refs                    43692090                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches                26150301                       # Number of branches executed
-system.cpu0.iew.exec_stores                  19002372                       # Number of stores executed
-system.cpu0.iew.exec_rate                    0.642211                       # Inst execution rate
-system.cpu0.iew.wb_sent                     134704568                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                    132760366                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                 67768009                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                109468646                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      0.630149                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.619063                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts       10008673                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls        1638348                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts           635994                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples    202285941                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     0.638783                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     1.339502                       # Number of insts commited each cycle
+system.cpu0.iew.exec_nop                       153109                       # number of nop insts executed
+system.cpu0.iew.exec_refs                    33359413                       # number of memory reference insts executed
+system.cpu0.iew.exec_branches                16770669                       # Number of branches executed
+system.cpu0.iew.exec_stores                  15446311                       # Number of stores executed
+system.cpu0.iew.exec_rate                    0.758375                       # Inst execution rate
+system.cpu0.iew.wb_sent                      98522156                       # cumulative count of insts sent to commit
+system.cpu0.iew.wb_count                     98072384                       # cumulative count of insts written-back
+system.cpu0.iew.wb_producers                 51087973                       # num instructions producing a value
+system.cpu0.iew.wb_consumers                 84406715                       # num instructions consuming a value
+system.cpu0.iew.wb_rate                      0.750737                       # insts written-back per cycle
+system.cpu0.iew.wb_fanout                    0.605260                       # average fanout of values written-back
+system.cpu0.commit.commitSquashedInsts        7992419                       # The number of squashed insts skipped by commit
+system.cpu0.commit.commitNonSpecStalls        1568361                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu0.commit.branchMispredicts           592562                       # The number of times a branch was mispredicted
+system.cpu0.commit.committed_per_cycle::samples    125525573                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::mean     0.754570                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::stdev     1.472389                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0    140398916     69.41%     69.41% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1     34201466     16.91%     86.31% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2     12970060      6.41%     92.73% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3      3407217      1.68%     94.41% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4      4957947      2.45%     96.86% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5      2836864      1.40%     98.26% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6      1346808      0.67%     98.93% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7       576737      0.29%     99.21% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8      1589926      0.79%    100.00% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::0     81342054     64.80%     64.80% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::1     24610935     19.61%     84.41% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::2      8228457      6.56%     90.96% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::3      3212332      2.56%     93.52% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::4      3423017      2.73%     96.25% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::5      1492381      1.19%     97.44% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::6      1160319      0.92%     98.36% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::7       551485      0.44%     98.80% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::8      1504593      1.20%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total    202285941                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts           106719327                       # Number of instructions committed
-system.cpu0.commit.committedOps             129216760                       # Number of ops (including micro ops) committed
+system.cpu0.commit.committed_per_cycle::total    125525573                       # Number of insts commited each cycle
+system.cpu0.commit.committedInsts            78721743                       # Number of instructions committed
+system.cpu0.commit.committedOps              94717871                       # Number of ops (including micro ops) committed
 system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                      42060376                       # Number of memory references committed
-system.cpu0.commit.loads                     23375310                       # Number of loads committed
-system.cpu0.commit.membars                     665131                       # Number of memory barriers committed
-system.cpu0.commit.branches                  25508530                       # Number of branches committed
-system.cpu0.commit.fp_insts                     11428                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                112737159                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls             4888773                       # Number of function calls committed.
+system.cpu0.commit.refs                      31852210                       # Number of memory references committed
+system.cpu0.commit.loads                     16702278                       # Number of loads committed
+system.cpu0.commit.membars                     645830                       # Number of memory barriers committed
+system.cpu0.commit.branches                  16170329                       # Number of branches committed
+system.cpu0.commit.fp_insts                      9708                       # Number of committed floating point instructions.
+system.cpu0.commit.int_insts                 81695650                       # Number of committed integer instructions.
+system.cpu0.commit.function_calls             1925626                       # Number of function calls committed.
 system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu        87036683     67.36%     67.36% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult         111592      0.09%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv               0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     67.44% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc         8109      0.01%     67.45% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     67.45% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.45% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.45% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead       23375310     18.09%     85.54% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite      18685066     14.46%    100.00% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntAlu        62767692     66.27%     66.27% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntMult          89898      0.09%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.36% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMisc         8071      0.01%     66.37% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemRead       16702278     17.63%     84.01% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemWrite      15149932     15.99%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total        129216760                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events              1589926                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                   316533140                       # The number of ROB reads
-system.cpu0.rob.rob_writes                  281685162                       # The number of ROB writes
-system.cpu0.timesIdled                         132617                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                        5150709                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.quiesceCycles                  5464128831                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.committedInsts                  106567484                       # Number of Instructions Simulated
-system.cpu0.committedOps                    129064917                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              1.976971                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        1.976971                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              0.505824                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        0.505824                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads               146676309                       # number of integer regfile reads
-system.cpu0.int_regfile_writes               83772418                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                     9577                       # number of floating regfile reads
-system.cpu0.fp_regfile_writes                    2716                       # number of floating regfile writes
-system.cpu0.cc_regfile_reads                477802916                       # number of cc regfile reads
-system.cpu0.cc_regfile_writes                51327219                       # number of cc regfile writes
-system.cpu0.misc_regfile_reads              282498014                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes               1261276                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements           747573                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          499.341020                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           38792744                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           748085                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            51.856064                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle        426635500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   499.341020                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.975275                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.975275                       # Average percentage of cache occupancy
+system.cpu0.commit.op_class_0::total         94717871                       # Class of committed instruction
+system.cpu0.commit.bw_lim_events              1504593                       # number cycles where commit BW limit reached
+system.cpu0.rob.rob_reads                   222549197                       # The number of ROB reads
+system.cpu0.rob.rob_writes                  207085893                       # The number of ROB writes
+system.cpu0.timesIdled                         123342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu0.idleCycles                        3434555                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.quiesceCycles                  5521267593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.committedInsts                   78599691                       # Number of Instructions Simulated
+system.cpu0.committedOps                     94595819                       # Number of Ops (including micro ops) Simulated
+system.cpu0.cpi                              1.662026                       # CPI: Cycles Per Instruction
+system.cpu0.cpi_total                        1.662026                       # CPI: Total CPI of All Threads
+system.cpu0.ipc                              0.601675                       # IPC: Instructions Per Cycle
+system.cpu0.ipc_total                        0.601675                       # IPC: Total IPC of All Threads
+system.cpu0.int_regfile_reads               110021691                       # number of integer regfile reads
+system.cpu0.int_regfile_writes               59386115                       # number of integer regfile writes
+system.cpu0.fp_regfile_reads                     8176                       # number of floating regfile reads
+system.cpu0.fp_regfile_writes                    2264                       # number of floating regfile writes
+system.cpu0.cc_regfile_reads                349047979                       # number of cc regfile reads
+system.cpu0.cc_regfile_writes                40883845                       # number of cc regfile writes
+system.cpu0.misc_regfile_reads              177564457                       # number of misc regfile reads
+system.cpu0.misc_regfile_writes               1222085                       # number of misc regfile writes
+system.cpu0.dcache.tags.replacements           709600                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          499.965510                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           28702051                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           710112                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            40.419048                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle        278078500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   499.965510                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.976495                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.976495                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          334                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         83715991                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        83715991                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     22140887                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       22140887                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     15403032                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      15403032                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       315432                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       315432                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       371543                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       371543                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       369802                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       369802                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     37543919                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        37543919                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     37859351                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       37859351                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       684637                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       684637                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1972030                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1972030                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       153419                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       153419                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        25627                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        25627                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20274                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total        20274                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      2656667                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       2656667                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      2810086                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      2810086                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   9946449500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total   9946449500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  36588625370                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  36588625370                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    415520500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    415520500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    535292500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total    535292500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       777000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total       777000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data  46535074870                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  46535074870                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data  46535074870                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  46535074870                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     22825524                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     22825524                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     17375062                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     17375062                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       468851                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       468851                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       397170                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       397170                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       390076                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       390076                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     40200586                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     40200586                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     40669437                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     40669437                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.029994                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.029994                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.113498                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.113498                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.327223                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.327223                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.064524                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064524                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.051974                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051974                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.066085                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.066085                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.069096                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.069096                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14528.063047                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 14528.063047                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18553.787402                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 18553.787402                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16214.168650                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16214.168650                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 26402.905199                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 26402.905199                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses         63247390                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        63247390                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     15498209                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       15498209                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     11982969                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      11982969                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       307264                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       307264                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       362251                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       362251                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       360359                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       360359                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     27481178                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        27481178                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     27788442                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       27788442                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       646938                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       646938                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1889976                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      1889976                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       147980                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       147980                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        25182                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        25182                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data        20295                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total        20295                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      2536914                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       2536914                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      2684894                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      2684894                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   8613079000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total   8613079000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  29673912872                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  29673912872                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    399362500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    399362500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    493278500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total    493278500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       493500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total       493500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  38286991872                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  38286991872                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  38286991872                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  38286991872                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     16145147                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     16145147                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     13872945                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     13872945                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       455244                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       455244                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       387433                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       387433                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       380654                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       380654                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     30018092                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     30018092                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     30473336                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     30473336                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.040070                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.040070                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.136235                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.136235                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.325056                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.325056                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.064997                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064997                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.053316                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.053316                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.084513                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.084513                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.088106                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.088106                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13313.608105                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 13313.608105                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 15700.682375                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 15700.682375                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15859.046144                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15859.046144                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24305.420054                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24305.420054                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 17516.337151                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 17516.337151                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16560.018046                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 16560.018046                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs         1975                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets      5610717                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs               47                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets         211787                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.021277                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets    26.492263                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       747573                       # number of writebacks
-system.cpu0.dcache.writebacks::total           747573                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       276373                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       276373                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1635448                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      1635448                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        18943                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18943                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      1911821                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      1911821                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      1911821                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      1911821                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       408264                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       408264                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       336582                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       336582                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       106895                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       106895                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6684                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6684                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20274                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total        20274                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data       744846                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       744846                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data       851741                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       851741                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31822                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31822                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28485                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28485                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        60307                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        60307                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   5115635000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5115635000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7714022398                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7714022398                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1800093000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1800093000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    106991500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    106991500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    515034500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    515034500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       761000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       761000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12829657398                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  12829657398                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  14629750398                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  14629750398                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6627444500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6627444500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6627444500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6627444500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017886                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017886                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.019372                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019372                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.227994                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.227994                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016829                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016829                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.051974                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051974                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.018528                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.018528                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020943                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.020943                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12530.213293                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12530.213293                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 22918.701529                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22918.701529                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16839.824126                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16839.824126                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 16007.106523                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16007.106523                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 25403.694387                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 25403.694387                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15091.954978                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 15091.954978                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14260.150260                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 14260.150260                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs         1062                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets      4223116                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs               45                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets         202030                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    23.600000                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    20.903410                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks       709603                       # number of writebacks
+system.cpu0.dcache.writebacks::total           709603                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       260771                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       260771                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1564893                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      1564893                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        18568                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18568                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      1825664                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      1825664                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      1825664                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      1825664                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       386167                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       386167                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       325083                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       325083                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       102058                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       102058                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6614                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6614                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        20295                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total        20295                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data       711250                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       711250                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data       813308                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       813308                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        20340                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        20340                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        19033                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        19033                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        39373                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        39373                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4553087000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4553087000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6070046902                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6070046902                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1659761500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1659761500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    103454000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    103454000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    472996500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    472996500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       480500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       480500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10623133902                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  10623133902                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12282895402                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  12282895402                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   4534665000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   4534665000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   4534665000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   4534665000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023918                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023918                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.023433                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023433                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.224183                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.224183                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.017071                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.017071                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.053316                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.053316                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.023694                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.023694                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.026689                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.026689                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11790.461122                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11790.461122                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 18672.298773                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18672.298773                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16262.924024                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16262.924024                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15641.669187                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15641.669187                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23306.060606                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23306.060606                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 17224.577158                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17224.577158                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 17176.289973                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17176.289973                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208266.120923                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208266.120923                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 109895.111679                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 109895.111679                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          1304852                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.377336                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           72663769                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1305364                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            55.665522                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle       8205905000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.377336                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998784                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.998784                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 14935.864889                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 14935.864889                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15102.390979                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15102.390979                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222943.215339                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222943.215339                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 115171.945242                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 115171.945242                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1244973                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.762786                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           36061117                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1245485                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            28.953474                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle       6512698000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.762786                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999537                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999537                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          148                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        149356824                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       149356824                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     72663769                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       72663769                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     72663769                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        72663769                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     72663769                       # number of overall hits
-system.cpu0.icache.overall_hits::total       72663769                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      1361937                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1361937                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      1361937                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1361937                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      1361937                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1361937                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14920933108                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  14920933108                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  14920933108                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  14920933108                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  14920933108                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  14920933108                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     74025706                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     74025706                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     74025706                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     74025706                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     74025706                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     74025706                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.018398                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.018398                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.018398                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.018398                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018398                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.018398                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10955.670569                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 10955.670569                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10955.670569                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 10955.670569                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10955.670569                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 10955.670569                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs      1976630                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets         1824                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs           119804                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets             15                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.498865                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets   121.600000                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1304852                       # number of writebacks
-system.cpu0.icache.writebacks::total          1304852                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        56524                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total        56524                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst        56524                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total        56524                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst        56524                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total        56524                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1305413                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      1305413                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      1305413                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      1305413                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      1305413                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      1305413                       # number of overall MSHR misses
+system.cpu0.icache.tags.tag_accesses         75964361                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        75964361                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     36061117                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       36061117                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     36061117                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        36061117                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     36061117                       # number of overall hits
+system.cpu0.icache.overall_hits::total       36061117                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1298298                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1298298                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1298298                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1298298                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1298298                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1298298                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  13095750432                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  13095750432                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  13095750432                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  13095750432                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  13095750432                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  13095750432                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     37359415                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     37359415                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     37359415                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     37359415                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     37359415                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     37359415                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.034752                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.034752                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.034752                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.034752                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.034752                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.034752                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10086.860206                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 10086.860206                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10086.860206                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 10086.860206                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10086.860206                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 10086.860206                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs      1564537                       # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets          822                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs           111550                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets             11                       # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    14.025433                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets    74.727273                       # average number of cycles each access was blocked
+system.cpu0.icache.writebacks::writebacks      1244973                       # number of writebacks
+system.cpu0.icache.writebacks::total          1244973                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        52766                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total        52766                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu0.inst        52766                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total        52766                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu0.inst        52766                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total        52766                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1245532                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1245532                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      1245532                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1245532                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      1245532                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1245532                       # number of overall MSHR misses
 system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total         3003                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total         3003                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  13391499134                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  13391499134                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  13391499134                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  13391499134                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  13391499134                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  13391499134                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    420576498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    420576498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    420576498                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total    420576498                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.017635                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017635                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.017635                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.017635                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.017635                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.017635                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10258.438620                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10258.438620                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10258.438620                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 10258.438620                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10258.438620                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 10258.438620                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 140052.113886                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 140052.113886                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 140052.113886                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 140052.113886                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      1921401                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      1924253                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit         2599                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  11887458427                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  11887458427                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  11887458427                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  11887458427                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  11887458427                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  11887458427                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    269145498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    269145498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    269145498                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total    269145498                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.033339                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.033339                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.033339                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.033339                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.033339                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.033339                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9544.081105                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9544.081105                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9544.081105                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total  9544.081105                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9544.081105                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total  9544.081105                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 89625.540460                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 89625.540460                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 89625.540460                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 89625.540460                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      1836444                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      1838932                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit         2249                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage       246531                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements          284359                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16097.390005                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs           3405020                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs          300497                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs           11.331294                       # Average number of references to valid blocks.
+system.cpu0.l2cache.prefetcher.pfSpanPage       237260                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements          275777                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16077.094616                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs           3264993                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs          291873                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs           11.186348                       # Average number of references to valid blocks.
 system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 14688.513215                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    11.811138                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.794692                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1396.270960                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.896516                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000721                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000049                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.085222                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.982507                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022          968                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023            9                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15161                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          306                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          421                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          221                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_blocks::writebacks 14642.260262                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    14.030425                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.082237                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1420.721692                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.893693                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000856                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000005                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.086714                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.981268                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15073                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           44                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          314                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          375                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          282                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
 system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
 system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          486                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4595                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7793                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2164                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.059082                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000549                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.925354                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses        69247300                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses       69247300                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        60139                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker        13942                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total         74081                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks       504859                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total       504859                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      1515130                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      1515130                       # number of WritebackClean hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       205472                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       205472                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1249363                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      1249363                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       423914                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total       423914                       # number of ReadSharedReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        60139                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker        13942                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      1249363                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data       629386                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        1952830                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        60139                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker        13942                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      1249363                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data       629386                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       1952830                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          355                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker           97                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total          452                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        55896                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total        55896                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        20274                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total        20274                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data        75415                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total        75415                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        56005                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total        56005                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        97807                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total        97807                       # number of ReadSharedReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          355                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker           97                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst        56005                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data       173222                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total       229679                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          355                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker           97                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst        56005                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data       173222                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total       229679                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker     11834000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      2688500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total     14522500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    189752500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total    189752500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     43383500                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     43383500                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data       735000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total       735000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   4048179499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total   4048179499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   3814171500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total   3814171500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   3421324998                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total   3421324998                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker     11834000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      2688500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst   3814171500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data   7469504497                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total  11298198497                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker     11834000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      2688500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst   3814171500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data   7469504497                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total  11298198497                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        60494                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker        14039                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total        74533                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks       504859                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total       504859                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      1515130                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      1515130                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        55896                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total        55896                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        20274                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total        20274                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       280887                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total       280887                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1305368                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      1305368                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       521721                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total       521721                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        60494                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker        14039                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      1305368                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data       802608                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total      2182509                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        60494                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker        14039                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      1305368                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data       802608                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total      2182509                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.005868                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.006909                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.006064                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          477                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4659                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         6956                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2859                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.061951                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000488                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.919983                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses        66024498                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses       66024498                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        55983                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker        13286                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total         69269                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks       482066                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total       482066                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      1441412                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      1441412                       # number of WritebackClean hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            1                       # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       221318                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       221318                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1193309                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      1193309                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       398313                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total       398313                       # number of ReadSharedReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        55983                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker        13286                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      1193309                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data       619631                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        1882209                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        55983                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker        13286                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      1193309                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data       619631                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       1882209                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          409                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          145                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total          554                       # number of ReadReq misses
+system.cpu0.l2cache.WritebackDirty_misses::writebacks            1                       # number of WritebackDirty misses
+system.cpu0.l2cache.WritebackDirty_misses::total            1                       # number of WritebackDirty misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        55455                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total        55455                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        20295                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total        20295                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data        48487                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total        48487                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        52186                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total        52186                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        96414                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total        96414                       # number of ReadSharedReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          409                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker          145                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst        52186                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data       144901                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total       197641                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          409                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker          145                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst        52186                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data       144901                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total       197641                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker     11428500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      3458500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total     14887000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    116593500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total    116593500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     25461000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     25461000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data       459500                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total       459500                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2707524000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total   2707524000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   2738746000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total   2738746000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   2927576997                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total   2927576997                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker     11428500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      3458500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst   2738746000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data   5635100997                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total   8388733997                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker     11428500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      3458500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst   2738746000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data   5635100997                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total   8388733997                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        56392                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker        13431                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total        69823                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks       482067                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total       482067                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      1441412                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      1441412                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        55456                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total        55456                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        20295                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total        20295                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       269805                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total       269805                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1245495                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      1245495                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       494727                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total       494727                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        56392                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker        13431                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      1245495                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data       764532                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total      2079850                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        56392                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker        13431                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      1245495                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data       764532                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total      2079850                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.007253                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.010796                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.007934                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.WritebackDirty_miss_rate::writebacks     0.000002                       # miss rate for WritebackDirty accesses
+system.cpu0.l2cache.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.999982                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.999982                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.268489                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.268489                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.042904                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.042904                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.187470                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.187470                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.005868                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.006909                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.042904                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.215824                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.105236                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.005868                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.006909                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.042904                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.215824                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.105236                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 33335.211268                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 27716.494845                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 32129.424779                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  3394.742021                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  3394.742021                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  2139.858933                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  2139.858933                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.179711                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.179711                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.041900                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.041900                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.194883                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.194883                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.007253                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.010796                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.041900                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.189529                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.095027                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.007253                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.010796                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.041900                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.189529                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.095027                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 27942.542787                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 23851.724138                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 26871.841155                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  2102.488504                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  2102.488504                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  1254.545455                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  1254.545455                       # average SCUpgradeReq miss latency
 system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data          inf                       # average SCUpgradeFailReq miss latency
 system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total          inf                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 53678.704488                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 53678.704488                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68104.124632                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68104.124632                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 34980.369483                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 34980.369483                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 33335.211268                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 27716.494845                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68104.124632                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 43120.992120                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 49191.256044                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 33335.211268                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 27716.494845                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68104.124632                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 43120.992120                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 49191.256044                       # average overall miss latency
-system.cpu0.l2cache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 55840.204591                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 55840.204591                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 52480.473690                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 52480.473690                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 30364.646182                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 30364.646182                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 27942.542787                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 23851.724138                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 52480.473690                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 38889.317513                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 42444.300510                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 27942.542787                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 23851.724138                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 52480.473690                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 38889.317513                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 42444.300510                       # average overall miss latency
+system.cpu0.l2cache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.l2cache.blocked::no_mshrs               4                       # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs               3                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu0.l2cache.avg_blocked_cycles::no_mshrs    25.750000                       # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs    30.666667                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           10783                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks       233335                       # number of writebacks
-system.cpu0.l2cache.writebacks::total          233335                       # number of writebacks
-system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker            1                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data        32809                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total        32809                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst           49                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           49                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          794                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          794                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker            1                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.inst           49                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data        33603                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total        33653                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker            1                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.inst           49                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data        33603                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total        33653                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          355                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker           96                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total          451                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       259368                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       259368                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        55896                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total        55896                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        20274                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        20274                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        42606                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total        42606                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        55956                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        55956                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        97013                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        97013                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          355                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker           96                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        55956                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data       139619                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total       196026                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          355                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker           96                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        55956                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data       139619                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       259368                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total       455394                       # number of overall MSHR misses
+system.cpu0.l2cache.unused_prefetches           10565                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks       229088                       # number of writebacks
+system.cpu0.l2cache.writebacks::total          229088                       # number of writebacks
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         5680                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total         5680                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst           39                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::total           39                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          771                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          771                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.inst           39                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data         6451                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total         6490                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.inst           39                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data         6451                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total         6490                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          409                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker          145                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total          554                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.WritebackDirty_mshr_misses::writebacks            1                       # number of WritebackDirty MSHR misses
+system.cpu0.l2cache.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       255939                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       255939                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        55455                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total        55455                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        20295                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        20295                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        42807                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total        42807                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        52147                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        52147                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        95643                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        95643                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          409                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker          145                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        52147                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data       138450                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total       191151                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          409                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker          145                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        52147                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data       138450                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       255939                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total       447090                       # number of overall MSHR misses
 system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31822                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        34825                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28485                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28485                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        20340                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        23343                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        19033                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        19033                       # number of WriteReq MSHR uncacheable
 system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        60307                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        63310                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker      9704000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      2096500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total     11800500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  21751180640                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  21751180640                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1466856000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1466856000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    361881500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    361881500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data       639000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       639000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   2468105500                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   2468105500                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   3476206000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   3476206000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2780887498                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2780887498                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker      9704000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      2096500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   3476206000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   5248992998                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total   8736999498                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker      9704000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      2096500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   3476206000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   5248992998                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  21751180640                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total  30488180138                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    398052500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   6372573500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   6770626000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    398052500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   6372573500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   6770626000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.005868                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.006838                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.006051                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        39373                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        42376                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker      8974500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      2588500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total     11563000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  15061119493                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  15061119493                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1081830000                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1081830000                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    319630999                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    319630999                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data       381500                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       381500                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1771002000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1771002000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   2424780500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   2424780500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2310424997                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2310424997                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker      8974500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      2588500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   2424780500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   4081426997                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total   6517770497                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker      8974500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      2588500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   2424780500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   4081426997                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  15061119493                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  21578889990                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    246621000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   4371667500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   4618288500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    246621000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   4371667500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   4618288500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.007253                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.010796                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.007934                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
+system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.999982                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.999982                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.151684                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.151684                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.042866                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.042866                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.185948                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.185948                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.005868                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.006838                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.042866                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.173957                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.089817                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.005868                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.006838                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.042866                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.173957                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.158659                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.158659                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.041868                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.041868                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.193325                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.193325                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.007253                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.010796                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.041868                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.181091                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.091906                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.007253                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.010796                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.041868                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.181091                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.208656                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 27335.211268                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 21838.541667                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 26165.188470                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 83862.236822                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 83862.236822                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 26242.593388                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 26242.593388                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 17849.536352                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 17849.536352                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.214963                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 21942.542787                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 17851.724138                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 20871.841155                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58846.520042                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 58846.520042                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19508.249932                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19508.249932                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15749.248534                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15749.248534                       # average SCUpgradeReq mshr miss latency
 system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average SCUpgradeFailReq mshr miss latency
 system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total          inf                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 57928.589870                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 57928.589870                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 62123.918793                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62123.918793                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 28665.101564                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28665.101564                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 27335.211268                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 21838.541667                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 62123.918793                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 37595.119561                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 44570.615622                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 27335.211268                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 21838.541667                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 62123.918793                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 37595.119561                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 83862.236822                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 66949.015881                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 132551.615052                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200256.850606                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 194418.549892                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 132551.615052                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105668.885867                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 106944.021482                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests      4258986                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2151003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        32472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops       329266                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       324071                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         5195                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        120454                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp      1996565                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        28485                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        28485                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty       738714                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      1547561                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict       211301                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq       317009                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq        86208                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        42633                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       113720                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           14                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp           30                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq       299261                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp       296052                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1305413                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq       592862                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq         3357                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3921638                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2727487                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        30828                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       129308                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total          6809261                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    167102064                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    103511640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        56156                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       241976                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total         270911836                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    1020612                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples      3240855                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.120146                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.330026                       # Request fanout histogram
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 41371.784988                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 41371.784988                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 46498.945289                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 46498.945289                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 24156.760003                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 24156.760003                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 21942.542787                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 17851.724138                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 46498.945289                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 29479.429375                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 34097.496205                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 21942.542787                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 17851.724138                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 46498.945289                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 29479.429375                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 58846.520042                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 48265.203852                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 82124.875125                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214929.572271                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 197844.685773                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 82124.875125                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 111032.115917                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 108983.587408                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests      4059553                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2049525                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        31130                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops       322631                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       318742                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         3889                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        102054                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp      1891052                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        19033                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        19033                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty       711408                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      1472505                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict       201922                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq       326386                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq        87454                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        42857                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       113442                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           15                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp           28                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq       288333                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp       284690                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1245532                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq       576445                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq         3297                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3742005                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2570285                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        29068                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       119436                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total          6460794                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    159437936                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     98528220                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        53724                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       225568                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total         258245448                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    1026066                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples      3122672                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.120692                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.329569                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0           2856673     88.15%     88.15% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1            378987     11.69%     99.84% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2              5195      0.16%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0           2749681     88.06%     88.06% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1            369102     11.82%     99.88% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2              3889      0.12%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total       3240855                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy    4259428994                       # Layer occupancy (ticks)
-system.cpu0.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    115114135                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total       3122672                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy    4044815993                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    114413841                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy   1961743252                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy   1871838919                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   1289450748                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   1215906771                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy     16799978                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy     15648976                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy     68856412                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy     63082921                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.cpu1.branchPred.lookups                3975194                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted          2297364                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect           224488                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups             2012976                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits                1308063                       # Number of BTB hits
+system.cpu1.branchPred.lookups               34009026                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted         11598982                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect           286954                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups            18822923                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits                6035110                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            64.981550                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS                 784876                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect              5668                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups         213732                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits            189273                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses           24459                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted         5870                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            32.062555                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS               12529712                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect              7339                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        9024222                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           8987643                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses           36579                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted        11117                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1615,90 +1622,93 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                    15858                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort               15858                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         8476                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         3068                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore         4314                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples        11544                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean   612.006237                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev  3319.733995                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-4095        11004     95.32%     95.32% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::4096-8191          170      1.47%     96.79% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::8192-12287          217      1.88%     98.67% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::12288-16383           35      0.30%     98.98% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::16384-20479           27      0.23%     99.21% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::20480-24575           16      0.14%     99.35% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::24576-28671            4      0.03%     99.38% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::28672-32767           61      0.53%     99.91% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::32768-36863            4      0.03%     99.95% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::36864-40959            1      0.01%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::40960-45055            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::45056-49151            2      0.02%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::53248-57343            2      0.02%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total        11544                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples         3223                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 11620.074465                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 10250.129632                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  7588.563203                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-16383         2748     85.26%     85.26% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::16384-32767          431     13.37%     98.63% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::32768-49151           35      1.09%     99.72% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::49152-65535            6      0.19%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-147455            2      0.06%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::147456-163839            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total         3223                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples  88338958560                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     0.197151                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::stdev     0.399884                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0    70951902092     80.32%     80.32% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::1    17371924968     19.67%     99.98% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::2       10393500      0.01%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::3        1802000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::4         890500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::5         405500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::6         991000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::7         249000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::8          24000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::9         135000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::10          9000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::11         41000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::12         36000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::13         10500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::14          6000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::15        138500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total  88338958560                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         1231     73.23%     73.23% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M          450     26.77%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         1681                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        15858                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                    22019                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort               22019                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         8988                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         5922                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore         7109                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples        14910                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean   597.183099                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev  3274.563107                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-4095        14271     95.71%     95.71% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::4096-8191          175      1.17%     96.89% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::8192-12287          226      1.52%     98.40% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::12288-16383           97      0.65%     99.05% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::16384-20479           36      0.24%     99.30% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::20480-24575           18      0.12%     99.42% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::24576-28671            9      0.06%     99.48% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::28672-32767           63      0.42%     99.90% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::32768-36863            6      0.04%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::36864-40959            4      0.03%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::45056-49151            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::49152-53247            1      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::53248-57343            3      0.02%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total        14910                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples         5586                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 11231.919083                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean  9899.070869                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  6145.006909                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-8191         1859     33.28%     33.28% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::8192-16383         3110     55.67%     88.95% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-24575          395      7.07%     96.03% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::24576-32767          162      2.90%     98.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-40959           30      0.54%     99.46% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::40960-49151           25      0.45%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::49152-57343            2      0.04%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::57344-65535            2      0.04%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::106496-114687            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total         5586                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples  72596800264                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.178979                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.387926                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0    59651088264     82.17%     82.17% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::1    12923549000     17.80%     99.97% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::2       13278500      0.02%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::3        4124000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::4        1159000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::5         892500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::6        1267000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::7         399000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::8         261000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::9         175000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::10        102500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::11         47000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::12        179500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::13         63000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::14         38500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::15        176500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total  72596800264                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K         1935     74.77%     74.77% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M          653     25.23%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         2588                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        22019                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        15858                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         1681                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        22019                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         2588                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         1681                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        17539                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         2588                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        24607                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                     3568678                       # DTB read hits
-system.cpu1.dtb.read_misses                     13961                       # DTB read misses
-system.cpu1.dtb.write_hits                    3021632                       # DTB write hits
-system.cpu1.dtb.write_misses                     1897                       # DTB write misses
+system.cpu1.dtb.read_hits                    10217146                       # DTB read hits
+system.cpu1.dtb.read_misses                     19031                       # DTB read misses
+system.cpu1.dtb.write_hits                    6545704                       # DTB write hits
+system.cpu1.dtb.write_misses                     2988                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    1646                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                       39                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   351                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_entries                    2034                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                       49                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                   375                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                      252                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                 3582639                       # DTB read accesses
-system.cpu1.dtb.write_accesses                3023529                       # DTB write accesses
+system.cpu1.dtb.perms_faults                      389                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                10236177                       # DTB read accesses
+system.cpu1.dtb.write_accesses                6548692                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                          6590310                       # DTB hits
-system.cpu1.dtb.misses                          15858                       # DTB misses
-system.cpu1.dtb.accesses                      6606168                       # DTB accesses
+system.cpu1.dtb.hits                         16762850                       # DTB hits
+system.cpu1.dtb.misses                          22019                       # DTB misses
+system.cpu1.dtb.accesses                     16784869                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1728,56 +1738,58 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                     5405                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                5405                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1         2736                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2193                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksSquashedBefore          476                       # Table walks squashed before starting
-system.cpu1.itb.walker.walkWaitTime::samples         4929                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::mean   233.921688                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::stdev  1867.315872                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0-4095         4828     97.95%     97.95% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::4096-8191           62      1.26%     99.21% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::8192-12287           17      0.34%     99.55% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::12288-16383            7      0.14%     99.70% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::16384-20479            2      0.04%     99.74% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::24576-28671            8      0.16%     99.90% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::28672-32767            2      0.04%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::32768-36863            3      0.06%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total         4929                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples         1313                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 11012.566641                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 10237.942197                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  4989.359306                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-8191          243     18.51%     18.51% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::8192-16383          995     75.78%     94.29% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::16384-24575           50      3.81%     98.10% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::24576-32767           10      0.76%     98.86% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::32768-40959            8      0.61%     99.47% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::40960-49151            4      0.30%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::49152-57343            2      0.15%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::81920-90111            1      0.08%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total         1313                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples  15319490028                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::mean     0.914748                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::stdev     0.279455                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0     1306821764      8.53%      8.53% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::1    14011918764     91.46%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::2         701000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::3          48500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total  15319490028                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K          694     82.92%     82.92% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          143     17.08%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total          837                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                     6065                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                6065                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1         2849                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2599                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksSquashedBefore          617                       # Table walks squashed before starting
+system.cpu1.itb.walker.walkWaitTime::samples         5448                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::mean   300.018355                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::stdev  2054.443929                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0-4095         5317     97.60%     97.60% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::4096-8191           57      1.05%     98.64% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::8192-12287           30      0.55%     99.19% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::12288-16383           22      0.40%     99.60% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::16384-20479            8      0.15%     99.74% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::20480-24575            4      0.07%     99.82% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::24576-28671            5      0.09%     99.91% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::28672-32767            3      0.06%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::32768-36863            2      0.04%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         5448                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples         1777                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 11882.104671                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 10854.352895                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  5876.427895                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-8191          298     16.77%     16.77% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::8192-16383         1356     76.31%     93.08% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-24575           64      3.60%     96.68% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::24576-32767           25      1.41%     98.09% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-40959           23      1.29%     99.38% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::40960-49151            4      0.23%     99.61% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::49152-57343            3      0.17%     99.77% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::57344-65535            3      0.17%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-73727            1      0.06%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total         1777                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples  16742440916                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::mean     0.881191                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::stdev     0.323702                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0     1989886764     11.89%     11.89% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::1    14751845152     88.11%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::2         691000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::3          18000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total  16742440916                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K          988     85.17%     85.17% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          172     14.83%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total         1160                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         5405                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total         5405                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         6065                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         6065                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          837                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total          837                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total         6242                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                     7144027                       # ITB inst hits
-system.cpu1.itb.inst_misses                      5405                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         1160                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total         1160                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         7225                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    43720811                       # ITB inst hits
+system.cpu1.itb.inst_misses                      6065                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
@@ -1786,1008 +1798,1009 @@ system.cpu1.itb.flush_tlb                          66                       # Nu
 system.cpu1.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                     901                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                    1192                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                      383                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                      560                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                 7149432                       # ITB inst accesses
-system.cpu1.itb.hits                          7144027                       # DTB hits
-system.cpu1.itb.misses                           5405                       # DTB misses
-system.cpu1.itb.accesses                      7149432                       # DTB accesses
-system.cpu1.numCycles                        32549087                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                43726876                       # ITB inst accesses
+system.cpu1.itb.hits                         43720811                       # DTB hits
+system.cpu1.itb.misses                           6065                       # DTB misses
+system.cpu1.itb.accesses                     43726876                       # DTB accesses
+system.cpu1.numCycles                       106544770                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles           8029847                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                      21178907                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                    3975194                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches           2282212                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                     22801485                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles                 668344                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.TlbCycles                     75754                       # Number of cycles fetch has spent waiting for tlb
-system.cpu1.fetch.MiscStallCycles               30605                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.PendingTrapStallCycles       165807                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.PendingQuiesceStallCycles       282475                       # Number of stall cycles due to pending quiesce instructions
-system.cpu1.fetch.IcacheWaitRetryStallCycles        16137                       # Number of stall cycles due to full MSHR
-system.cpu1.fetch.CacheLines                  7143243                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes                97050                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.ItlbSquashes                   1864                       # Number of outstanding ITLB misses that were squashed
-system.cpu1.fetch.rateDist::samples          31736282                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             0.814476                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            1.191251                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.icacheStallCycles          10285169                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu1.fetch.Insts                     109329590                       # Number of instructions fetch has processed
+system.cpu1.fetch.Branches                   34009026                       # Number of branches that fetch encountered
+system.cpu1.fetch.predictedBranches          27552465                       # Number of branches that fetch has predicted taken
+system.cpu1.fetch.Cycles                     93003678                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu1.fetch.SquashCycles                3760962                       # Number of cycles fetch has spent squashing
+system.cpu1.fetch.TlbCycles                     80448                       # Number of cycles fetch has spent waiting for tlb
+system.cpu1.fetch.MiscStallCycles               30144                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu1.fetch.PendingTrapStallCycles       178688                       # Number of stall cycles due to pending traps
+system.cpu1.fetch.PendingQuiesceStallCycles       297988                       # Number of stall cycles due to pending quiesce instructions
+system.cpu1.fetch.IcacheWaitRetryStallCycles        23992                       # Number of stall cycles due to full MSHR
+system.cpu1.fetch.CacheLines                 43719656                       # Number of cache lines fetched
+system.cpu1.fetch.IcacheSquashes               111494                       # Number of outstanding Icache misses that were squashed
+system.cpu1.fetch.ItlbSquashes                   2187                       # Number of outstanding ITLB misses that were squashed
+system.cpu1.fetch.rateDist::samples         105780588                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::mean             1.280193                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::stdev            1.339076                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0                19759016     62.26%     62.26% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1                 4355316     13.72%     75.98% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                 1372720      4.33%     80.31% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3                 6249230     19.69%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::0                48754447     46.09%     46.09% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::1                14049982     13.28%     59.37% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::2                 7558912      7.15%     66.52% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::3                35417247     33.48%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total            31736282                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.122129                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       0.650676                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles                 6554868                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles             16518365                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                  7517718                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles               925247                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles                220084                       # Number of cycles decode is squashing
-system.cpu1.decode.BranchResolved              615416                       # Number of times decode resolved a branch
-system.cpu1.decode.BranchMispred               116450                       # Number of times decode detected a branch misprediction
-system.cpu1.decode.DecodedInsts              19951417                       # Number of instructions handled by decode
-system.cpu1.decode.SquashedInsts               870614                       # Number of squashed instructions handled by decode
-system.cpu1.rename.SquashCycles                220084                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles                 7767251                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles                2357969                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles      11576087                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                  7215568                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles              2599323                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts              18979477                       # Number of instructions processed by rename
-system.cpu1.rename.SquashedInsts               138008                       # Number of squashed instructions processed by rename
-system.cpu1.rename.ROBFullEvents               212778                       # Number of times rename has blocked due to ROB full
-system.cpu1.rename.IQFullEvents                 28608                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents                 12545                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.SQFullEvents               1724298                       # Number of times rename has blocked due to SQ full
-system.cpu1.rename.RenamedOperands           18792497                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups             88805063                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups        21879536                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups                8                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps             17041996                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                 1750501                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts            370474                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts        302824                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                  2489623                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads             3780648                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores            3305194                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads           561156                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores          470424                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                  18301855                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded             511708                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                 18248720                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued            63617                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined        1549546                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined      3571368                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved         37688                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples     31736282                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        0.575011                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       0.923740                       # Number of insts issued each cycle
+system.cpu1.fetch.rateDist::total           105780588                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.branchRate                 0.319199                       # Number of branch fetches per cycle
+system.cpu1.fetch.rate                       1.026138                       # Number of inst fetches per cycle
+system.cpu1.decode.IdleCycles                13239589                       # Number of cycles decode is idle
+system.cpu1.decode.BlockedCycles             62906745                       # Number of cycles decode is blocked
+system.cpu1.decode.RunCycles                 26778529                       # Number of cycles decode is running
+system.cpu1.decode.UnblockCycles              1104926                       # Number of cycles decode is unblocking
+system.cpu1.decode.SquashCycles               1750799                       # Number of cycles decode is squashing
+system.cpu1.decode.BranchResolved              750846                       # Number of times decode resolved a branch
+system.cpu1.decode.BranchMispred               132411                       # Number of times decode detected a branch misprediction
+system.cpu1.decode.DecodedInsts              68206477                       # Number of instructions handled by decode
+system.cpu1.decode.SquashedInsts              1115402                       # Number of squashed instructions handled by decode
+system.cpu1.rename.SquashCycles               1750799                       # Number of cycles rename is squashing
+system.cpu1.rename.IdleCycles                17653779                       # Number of cycles rename is idle
+system.cpu1.rename.BlockCycles                2374666                       # Number of cycles rename is blocking
+system.cpu1.rename.serializeStallCycles      57902702                       # count of cycles rename stalled for serializing inst
+system.cpu1.rename.RunCycles                 23447751                       # Number of cycles rename is running
+system.cpu1.rename.UnblockCycles              2650891                       # Number of cycles rename is unblocking
+system.cpu1.rename.RenamedInsts              55293666                       # Number of instructions processed by rename
+system.cpu1.rename.SquashedInsts               220143                       # Number of squashed instructions processed by rename
+system.cpu1.rename.ROBFullEvents               265669                       # Number of times rename has blocked due to ROB full
+system.cpu1.rename.IQFullEvents                 37332                       # Number of times rename has blocked due to IQ full
+system.cpu1.rename.LQFullEvents                 18647                       # Number of times rename has blocked due to LQ full
+system.cpu1.rename.SQFullEvents               1622767                       # Number of times rename has blocked due to SQ full
+system.cpu1.rename.RenamedOperands           55225885                       # Number of destination operands rename has renamed
+system.cpu1.rename.RenameLookups            261143833                       # Number of register rename lookups that rename has made
+system.cpu1.rename.int_rename_lookups        58792741                       # Number of integer rename lookups
+system.cpu1.rename.fp_rename_lookups             1698                       # Number of floating rename lookups
+system.cpu1.rename.CommittedMaps             52650074                       # Number of HB maps that are committed
+system.cpu1.rename.UndoneMaps                 2575811                       # Number of HB maps that are undone due to squashing
+system.cpu1.rename.serializingInsts           1881943                       # count of serializing insts renamed
+system.cpu1.rename.tempSerializingInsts       1808403                       # count of temporary serializing insts renamed
+system.cpu1.rename.skidInsts                 13140602                       # count of insts added to the skid buffer
+system.cpu1.memDep0.insertedLoads            10477180                       # Number of loads inserted to the mem dependence unit.
+system.cpu1.memDep0.insertedStores            6893389                       # Number of stores inserted to the mem dependence unit.
+system.cpu1.memDep0.conflictingLoads           629902                       # Number of conflicting loads.
+system.cpu1.memDep0.conflictingStores          660425                       # Number of conflicting stores.
+system.cpu1.iq.iqInstsAdded                  54420167                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu1.iq.iqNonSpecInstsAdded             587049                       # Number of non-speculative instructions added to the IQ
+system.cpu1.iq.iqInstsIssued                 54175023                       # Number of instructions issued
+system.cpu1.iq.iqSquashedInstsIssued            95968                       # Number of squashed instructions issued
+system.cpu1.iq.iqSquashedInstsExamined        3662766                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu1.iq.iqSquashedOperandsExamined      5235414                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu1.iq.iqSquashedNonSpecRemoved         44205                       # Number of squashed non-spec instructions that were removed
+system.cpu1.iq.issued_per_cycle::samples    105780588                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::mean        0.512145                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::stdev       0.849831                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0           20906070     65.87%     65.87% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1            5429676     17.11%     82.98% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2            3608533     11.37%     94.35% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3            1566039      4.93%     99.29% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4             225959      0.71%    100.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5                  5      0.00%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::0           72358023     68.40%     68.40% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::1           16614078     15.71%     84.11% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::2           13151335     12.43%     96.54% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::3            3370344      3.19%     99.73% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::4             286797      0.27%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::5                 11      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total       31736282                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::total      105780588                       # Number of insts issued each cycle
 system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu                1149585     28.00%     28.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                   664      0.02%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.01% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead               1347729     32.82%     60.84% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite              1608151     39.16%    100.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntAlu                2941757     45.24%     45.24% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntMult                   670      0.01%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntDiv                      0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatMult                   0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMult                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShift                   0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     45.26% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemRead               1685952     25.93%     71.19% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemWrite              1873492     28.81%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.FU_type_0::No_OpClass               24      0.00%      0.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu             11270903     61.76%     61.76% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult               26506      0.15%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.91% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc          3164      0.02%     61.93% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.93% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.93% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.93% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead             3745042     20.52%     82.45% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite            3203081     17.55%    100.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::No_OpClass               66      0.00%      0.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntAlu             36944686     68.20%     68.20% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntMult               46486      0.09%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.28% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMisc          3329      0.01%     68.29% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.29% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.29% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.29% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemRead            10429510     19.25%     87.54% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemWrite            6750946     12.46%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total              18248720                       # Type of FU issued
-system.cpu1.iq.rate                          0.560652                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                    4106129                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.225009                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads          72403468                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes         20371628                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses     17886914                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes                 4                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses              22354825                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads           72854                       # Number of loads that had data forwarded from stores
+system.cpu1.iq.FU_type_0::total              54175023                       # Type of FU issued
+system.cpu1.iq.rate                          0.508472                       # Inst issue rate
+system.cpu1.iq.fu_busy_cnt                    6501871                       # FU busy when requested
+system.cpu1.iq.fu_busy_rate                  0.120016                       # FU busy rate (busy events/executed inst)
+system.cpu1.iq.int_inst_queue_reads         220722500                       # Number of integer instruction queue reads
+system.cpu1.iq.int_inst_queue_writes         58678222                       # Number of integer instruction queue writes
+system.cpu1.iq.int_inst_queue_wakeup_accesses     52198206                       # Number of integer instruction queue wakeup accesses
+system.cpu1.iq.fp_inst_queue_reads               5973                       # Number of floating instruction queue reads
+system.cpu1.iq.fp_inst_queue_writes              2102                       # Number of floating instruction queue writes
+system.cpu1.iq.fp_inst_queue_wakeup_accesses         1789                       # Number of floating instruction queue wakeup accesses
+system.cpu1.iq.int_alu_accesses              60672989                       # Number of integer alu accesses
+system.cpu1.iq.fp_alu_accesses                   3839                       # Number of floating point alu accesses
+system.cpu1.iew.lsq.thread0.forwLoads           91219                       # Number of loads that had data forwarded from stores
 system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads       302030                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses          600                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation         8546                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores       208715                       # Number of stores squashed
+system.cpu1.iew.lsq.thread0.squashedLoads       444760                       # Number of loads squashed
+system.cpu1.iew.lsq.thread0.ignoredResponses          748                       # Number of memory responses ignored because the instruction is squashed
+system.cpu1.iew.lsq.thread0.memOrderViolation        10369                       # Number of memory ordering violations
+system.cpu1.iew.lsq.thread0.squashedStores       281379                       # Number of stores squashed
 system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads        35721                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked        53336                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu1.iew.lsq.thread0.rescheduledLoads        52226                       # Number of loads that were rescheduled
+system.cpu1.iew.lsq.thread0.cacheBlocked        78419                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles                220084                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles                 521586                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles               152596                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts           18819577                       # Number of instructions dispatched to IQ
+system.cpu1.iew.iewSquashCycles               1750799                       # Number of cycles IEW is squashing
+system.cpu1.iew.iewBlockCycles                 547306                       # Number of cycles IEW is blocking
+system.cpu1.iew.iewUnblockCycles               107318                       # Number of cycles IEW is unblocking
+system.cpu1.iew.iewDispatchedInsts           55048106                       # Number of instructions dispatched to IQ
 system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts              3780648                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts             3305194                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts            269579                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                  5003                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents               142623                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents          8546                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect         21067                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect        96357                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts              117424                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts             18070032                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts              3674514                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts           162831                       # Number of squashed instructions skipped in execute
+system.cpu1.iew.iewDispLoadInsts             10477180                       # Number of dispatched load instructions
+system.cpu1.iew.iewDispStoreInsts             6893389                       # Number of dispatched store instructions
+system.cpu1.iew.iewDispNonSpecInsts            299581                       # Number of dispatched non-speculative instructions
+system.cpu1.iew.iewIQFullEvents                  8072                       # Number of times the IQ has become full, causing a stall
+system.cpu1.iew.iewLSQFullEvents                92519                       # Number of times the LSQ has become full, causing a stall
+system.cpu1.iew.memOrderViolationEvents         10369                       # Number of memory order violations
+system.cpu1.iew.predictedTakenIncorrect         45476                       # Number of branches that were predicted taken incorrectly
+system.cpu1.iew.predictedNotTakenIncorrect       122774                       # Number of branches that were predicted not taken incorrectly
+system.cpu1.iew.branchMispredicts              168250                       # Number of branch mispredicts detected at execute
+system.cpu1.iew.iewExecutedInsts             53925594                       # Number of executed instructions
+system.cpu1.iew.iewExecLoadInsts             10330118                       # Number of load instructions executed
+system.cpu1.iew.iewExecSquashedInsts           227431                       # Number of squashed instructions skipped in execute
 system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                         6014                       # number of nop insts executed
-system.cpu1.iew.exec_refs                     6835502                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches                 2611240                       # Number of branches executed
-system.cpu1.iew.exec_stores                   3160988                       # Number of stores executed
-system.cpu1.iew.exec_rate                    0.555162                       # Inst execution rate
-system.cpu1.iew.wb_sent                      17973633                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                     17886914                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                  8930641                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                 13891389                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      0.549537                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.642890                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts        1385631                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls         474020                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts           110400                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples     31408226                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     0.549763                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     1.309086                       # Number of insts commited each cycle
+system.cpu1.iew.exec_nop                        40890                       # number of nop insts executed
+system.cpu1.iew.exec_refs                    17028825                       # number of memory reference insts executed
+system.cpu1.iew.exec_branches                11888375                       # Number of branches executed
+system.cpu1.iew.exec_stores                   6698707                       # Number of stores executed
+system.cpu1.iew.exec_rate                    0.506131                       # Inst execution rate
+system.cpu1.iew.wb_sent                      53782194                       # cumulative count of insts sent to commit
+system.cpu1.iew.wb_count                     52199995                       # cumulative count of insts written-back
+system.cpu1.iew.wb_producers                 25393405                       # num instructions producing a value
+system.cpu1.iew.wb_consumers                 38775074                       # num instructions consuming a value
+system.cpu1.iew.wb_rate                      0.489935                       # insts written-back per cycle
+system.cpu1.iew.wb_fanout                    0.654890                       # average fanout of values written-back
+system.cpu1.commit.commitSquashedInsts        3417074                       # The number of squashed insts skipped by commit
+system.cpu1.commit.commitNonSpecStalls         542844                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu1.commit.branchMispredicts           157272                       # The number of times a branch was mispredicted
+system.cpu1.commit.committed_per_cycle::samples    103878319                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::mean     0.494591                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::stdev     1.150147                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0     23101421     73.55%     73.55% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1      4945584     15.75%     89.30% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2      1441278      4.59%     93.89% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3       545057      1.74%     95.62% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4       459061      1.46%     97.08% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5       290803      0.93%     98.01% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6       192288      0.61%     98.62% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7       102090      0.33%     98.95% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8       330644      1.05%    100.00% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::0     77963106     75.05%     75.05% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::1     14542376     14.00%     89.05% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::2      6113605      5.89%     94.94% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::3       710011      0.68%     95.62% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::4      1999110      1.92%     97.55% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::5      1749013      1.68%     99.23% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::6       272868      0.26%     99.49% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::7       126868      0.12%     99.61% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::8       401362      0.39%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total     31408226                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts            14103243                       # Number of instructions committed
-system.cpu1.commit.committedOps              17267080                       # Number of ops (including micro ops) committed
+system.cpu1.commit.committed_per_cycle::total    103878319                       # Number of insts commited each cycle
+system.cpu1.commit.committedInsts            41730387                       # Number of instructions committed
+system.cpu1.commit.committedOps              51377304                       # Number of ops (including micro ops) committed
 system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                       6575097                       # Number of memory references committed
-system.cpu1.commit.loads                      3478618                       # Number of loads committed
-system.cpu1.commit.membars                     192402                       # Number of memory barriers committed
-system.cpu1.commit.branches                   2497510                       # Number of branches committed
-system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                 15405118                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls              417187                       # Number of function calls committed.
+system.cpu1.commit.refs                      16644430                       # Number of memory references committed
+system.cpu1.commit.loads                     10032420                       # Number of loads committed
+system.cpu1.commit.membars                     210881                       # Number of memory barriers committed
+system.cpu1.commit.branches                  11730295                       # Number of branches committed
+system.cpu1.commit.fp_insts                      1784                       # Number of committed floating point instructions.
+system.cpu1.commit.int_insts                 46164743                       # Number of committed integer instructions.
+system.cpu1.commit.function_calls             3380868                       # Number of function calls committed.
 system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu        10663290     61.76%     61.76% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult          25529      0.15%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv               0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.90% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc         3164      0.02%     61.92% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     61.92% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.92% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.92% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead        3478618     20.15%     82.07% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite       3096479     17.93%    100.00% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntAlu        34684147     67.51%     67.51% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntMult          45398      0.09%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMisc         3329      0.01%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.60% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemRead       10032420     19.53%     87.13% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemWrite       6612010     12.87%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total         17267080                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events               330644                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                    48838333                       # The number of ROB reads
-system.cpu1.rob.rob_writes                   37625273                       # The number of ROB writes
-system.cpu1.timesIdled                          48215                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                         812805                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                  5641687887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                   14100179                       # Number of Instructions Simulated
-system.cpu1.committedOps                     17264016                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              2.308417                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        2.308417                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              0.433197                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        0.433197                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads                20251179                       # number of integer regfile reads
-system.cpu1.int_regfile_writes               11682425                       # number of integer regfile writes
-system.cpu1.cc_regfile_reads                 64899787                       # number of cc regfile reads
-system.cpu1.cc_regfile_writes                 5579511                       # number of cc regfile writes
-system.cpu1.misc_regfile_reads               46382322                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes                351060                       # number of misc regfile writes
-system.cpu1.dcache.tags.replacements           151453                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          475.445915                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs            5884950                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs           151796                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            38.768808                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle      94652365000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   475.445915                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.928605                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.928605                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          343                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.669922                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         12967805                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        12967805                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data      3097715                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total        3097715                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data      2551654                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total       2551654                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data        42598                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total        42598                       # number of SoftPFReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        69930                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total        69930                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        61845                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        61845                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data      5649369                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total         5649369                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data      5691967                       # number of overall hits
-system.cpu1.dcache.overall_hits::total        5691967                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data       178499                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total       178499                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data       318856                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total       318856                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data        23937                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total        23937                       # number of SoftPFReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        17809                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total        17809                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23272                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total        23272                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       497355                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        497355                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       521292                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       521292                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3304865000                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total   3304865000                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  11283001947                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total  11283001947                       # number of WriteReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    363785500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total    363785500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    633675000                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total    633675000                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      1492000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1492000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data  14587866947                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total  14587866947                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data  14587866947                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total  14587866947                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data      3276214                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total      3276214                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      2870510                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      2870510                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        66535                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total        66535                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        87739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total        87739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        85117                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total        85117                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data      6146724                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total      6146724                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data      6213259                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total      6213259                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.054483                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.054483                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.111080                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.111080                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.359766                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.359766                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.202977                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.202977                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.273412                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.273412                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.080914                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.080914                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.083900                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.083900                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18514.753584                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 18514.753584                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 35385.885625                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 35385.885625                       # average WriteReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 20427.059352                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20427.059352                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27229.073565                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27229.073565                       # average StoreCondReq miss latency
+system.cpu1.commit.op_class_0::total         51377304                       # Class of committed instruction
+system.cpu1.commit.bw_lim_events               401362                       # number cycles where commit BW limit reached
+system.cpu1.rob.rob_reads                   138158228                       # The number of ROB reads
+system.cpu1.rob.rob_writes                  111482281                       # The number of ROB writes
+system.cpu1.timesIdled                          55620                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu1.idleCycles                         764182                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles                  5544797786                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.committedInsts                   41697532                       # Number of Instructions Simulated
+system.cpu1.committedOps                     51344449                       # Number of Ops (including micro ops) Simulated
+system.cpu1.cpi                              2.555182                       # CPI: Cycles Per Instruction
+system.cpu1.cpi_total                        2.555182                       # CPI: Total CPI of All Threads
+system.cpu1.ipc                              0.391362                       # IPC: Instructions Per Cycle
+system.cpu1.ipc_total                        0.391362                       # IPC: Total IPC of All Threads
+system.cpu1.int_regfile_reads                56568285                       # number of integer regfile reads
+system.cpu1.int_regfile_writes               35909809                       # number of integer regfile writes
+system.cpu1.fp_regfile_reads                     1388                       # number of floating regfile reads
+system.cpu1.fp_regfile_writes                     516                       # number of floating regfile writes
+system.cpu1.cc_regfile_reads                192177585                       # number of cc regfile reads
+system.cpu1.cc_regfile_writes                15728126                       # number of cc regfile writes
+system.cpu1.misc_regfile_reads              146901400                       # number of misc regfile reads
+system.cpu1.misc_regfile_writes                390692                       # number of misc regfile writes
+system.cpu1.dcache.tags.replacements           191412                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          467.958660                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs           15830019                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs           191751                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            82.555079                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle      89229031500                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   467.958660                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.913982                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.913982                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          339                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2          338                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.662109                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses         33166441                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses        33166441                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data      9618480                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total        9618480                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data      5953541                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total       5953541                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data        50151                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total        50151                       # number of SoftPFReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        79497                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total        79497                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        71560                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        71560                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data     15572021                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total        15572021                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data     15622172                       # number of overall hits
+system.cpu1.dcache.overall_hits::total       15622172                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data       219751                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total       219751                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data       400027                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total       400027                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data        30362                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total        30362                       # number of SoftPFReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        18466                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total        18466                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23631                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total        23631                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       619778                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        619778                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       650140                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       650140                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   3494026000                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total   3494026000                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   9769416956                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total   9769416956                       # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    360558000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total    360558000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    577732000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total    577732000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       853500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total       853500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data  13263442956                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total  13263442956                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data  13263442956                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total  13263442956                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data      9838231                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total      9838231                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data      6353568                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total      6353568                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        80513                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total        80513                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        97963                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total        97963                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        95191                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total        95191                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data     16191799                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total     16191799                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data     16272312                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total     16272312                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022336                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.022336                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.062961                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.062961                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.377107                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.377107                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.188500                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.188500                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.248248                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248248                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.038277                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.038277                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.039954                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.039954                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15899.932196                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 15899.932196                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 24421.893912                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 24421.893912                       # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19525.506336                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19525.506336                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24448.055520                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24448.055520                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29330.894325                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 29330.894325                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 27984.060655                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 27984.060655                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs          243                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets      1664555                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs               21                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets          30437                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs    11.571429                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets    54.688537                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks       151454                       # number of writebacks
-system.cpu1.dcache.writebacks::total           151454                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        61419                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total        61419                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       240138                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total       240138                       # number of WriteReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        12559                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total        12559                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data       301557                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total       301557                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data       301557                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total       301557                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       117080                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total       117080                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        78718                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total        78718                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        23077                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total        23077                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         5250                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5250                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23272                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total        23272                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data       195798                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total       195798                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data       218875                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total       218875                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         3052                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total         3052                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2407                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2407                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         5459                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total         5459                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1724704000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1724704000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2823186957                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2823186957                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    411595000                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    411595000                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     99724500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     99724500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    610417000                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    610417000                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      1478000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1478000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4547890957                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total   4547890957                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4959485957                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total   4959485957                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    433858500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    433858500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    433858500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total    433858500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035736                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035736                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.027423                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027423                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.346840                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.346840                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.059837                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.059837                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.273412                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.273412                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031854                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.031854                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035227                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035227                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14730.987359                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14730.987359                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35864.566643                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 35864.566643                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 17835.723881                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 17835.723881                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 18995.142857                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18995.142857                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26229.675146                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26229.675146                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 21400.312622                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 21400.312622                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20400.902815                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 20400.902815                       # average overall miss latency
+system.cpu1.dcache.blocked_cycles::no_mshrs          349                       # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets      1422803                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs               30                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets          40164                       # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs    11.633333                       # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets    35.424833                       # average number of cycles each access was blocked
+system.cpu1.dcache.writebacks::writebacks       191413                       # number of writebacks
+system.cpu1.dcache.writebacks::total           191413                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        80045                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total        80045                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       309351                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total       309351                       # number of WriteReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        13126                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total        13126                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data       389396                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total       389396                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data       389396                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total       389396                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       139706                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total       139706                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        90676                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total        90676                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        28955                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total        28955                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         5340                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5340                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23631                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total        23631                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data       230382                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total       230382                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data       259337                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total       259337                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data        14528                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total        14528                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data        11864                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total        11864                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        26392                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total        26392                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1929657000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1929657000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2407624467                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2407624467                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    488405000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    488405000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     91592000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     91592000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    554116000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    554116000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       838500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       838500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4337281467                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total   4337281467                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4825686467                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total   4825686467                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   2529035000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   2529035000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   2529035000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total   2529035000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014200                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.014200                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014272                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.014272                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.359631                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.359631                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.054510                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.054510                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.248248                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248248                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.014228                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.014228                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.015937                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.015937                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13812.270053                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13812.270053                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26551.948333                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26551.948333                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16867.725781                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16867.725781                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17152.059925                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17152.059925                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23448.690280                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23448.690280                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 23227.463799                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23227.463799                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 22658.987810                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22658.987810                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 142155.471822                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 142155.471822                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 79475.819747                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 79475.819747                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements           550819                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          499.430777                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs            6572284                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs           551331                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            11.920759                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle      79423447000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.430777                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.975451                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.975451                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18826.477186                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18826.477186                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18607.782411                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18607.782411                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 174080.052313                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 174080.052313                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 95825.818430                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 95825.818430                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements           601488                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          499.448304                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs           43094812                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs           602000                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            71.586066                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle      79058224000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.448304                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.975485                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.975485                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          493                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
 system.cpu1.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses         14837444                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses        14837444                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst      6572284                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total        6572284                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst      6572284                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total         6572284                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst      6572284                       # number of overall hits
-system.cpu1.icache.overall_hits::total        6572284                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst       570771                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total       570771                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst       570771                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total        570771                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst       570771                       # number of overall misses
-system.cpu1.icache.overall_misses::total       570771                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   5205454773                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total   5205454773                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst   5205454773                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total   5205454773                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst   5205454773                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total   5205454773                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst      7143055                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total      7143055                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst      7143055                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total      7143055                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst      7143055                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total      7143055                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.079906                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.079906                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.079906                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.079906                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.079906                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.079906                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  9120.040740                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total  9120.040740                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  9120.040740                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total  9120.040740                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  9120.040740                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total  9120.040740                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs       475905                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs            36443                       # number of cycles access was blocked
+system.cpu1.icache.tags.tag_accesses         88040802                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses        88040802                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst     43094812                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total       43094812                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst     43094812                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total        43094812                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst     43094812                       # number of overall hits
+system.cpu1.icache.overall_hits::total       43094812                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst       624586                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total       624586                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst       624586                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total        624586                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst       624586                       # number of overall misses
+system.cpu1.icache.overall_misses::total       624586                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   5619455793                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total   5619455793                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst   5619455793                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total   5619455793                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst   5619455793                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total   5619455793                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst     43719398                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total     43719398                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst     43719398                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total     43719398                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst     43719398                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total     43719398                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.014286                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.014286                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.014286                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.014286                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.014286                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.014286                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  8997.088941                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total  8997.088941                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  8997.088941                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total  8997.088941                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  8997.088941                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total  8997.088941                       # average overall miss latency
+system.cpu1.icache.blocked_cycles::no_mshrs       497106                       # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs            41763                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.058886                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks       550819                       # number of writebacks
-system.cpu1.icache.writebacks::total           550819                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        19437                       # number of ReadReq MSHR hits
-system.cpu1.icache.ReadReq_mshr_hits::total        19437                       # number of ReadReq MSHR hits
-system.cpu1.icache.demand_mshr_hits::cpu1.inst        19437                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_hits::total        19437                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.overall_mshr_hits::cpu1.inst        19437                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_hits::total        19437                       # number of overall MSHR hits
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       551334                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total       551334                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst       551334                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total       551334                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst       551334                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total       551334                       # number of overall MSHR misses
+system.cpu1.icache.avg_blocked_cycles::no_mshrs    11.903024                       # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
+system.cpu1.icache.writebacks::writebacks       601488                       # number of writebacks
+system.cpu1.icache.writebacks::total           601488                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        22580                       # number of ReadReq MSHR hits
+system.cpu1.icache.ReadReq_mshr_hits::total        22580                       # number of ReadReq MSHR hits
+system.cpu1.icache.demand_mshr_hits::cpu1.inst        22580                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.demand_mshr_hits::total        22580                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.overall_mshr_hits::cpu1.inst        22580                       # number of overall MSHR hits
+system.cpu1.icache.overall_mshr_hits::total        22580                       # number of overall MSHR hits
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       602006                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total       602006                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst       602006                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total       602006                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst       602006                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total       602006                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total          102                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total          102                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   4760291519                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total   4760291519                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   4760291519                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total   4760291519                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   4760291519                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total   4760291519                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     13829000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     13829000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     13829000                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total     13829000                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.077185                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.077185                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.077185                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.077185                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.077185                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.077185                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8634.133790                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8634.133790                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8634.133790                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total  8634.133790                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8634.133790                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total  8634.133790                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 135578.431373                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 135578.431373                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 135578.431373                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 135578.431373                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued       116080                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified       116662                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit          527                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   5157000587                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total   5157000587                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   5157000587                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total   5157000587                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   5157000587                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total   5157000587                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      9463000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      9463000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      9463000                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total      9463000                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.013770                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.013770                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.013770                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.013770                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.013770                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.013770                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8566.360779                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8566.360779                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8566.360779                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total  8566.360779                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8566.360779                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total  8566.360779                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92774.509804                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92774.509804                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92774.509804                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92774.509804                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued       196563                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified       197115                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit          493                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage        50226                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements           32901                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       15108.183095                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs           1229209                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs           48015                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs           25.600521                       # Average number of references to valid blocks.
+system.cpu1.l2cache.prefetcher.pfSpanPage        59469                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements           47848                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       15152.810983                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs           1369588                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs           62482                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs           21.919721                       # Average number of references to valid blocks.
 system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 14647.178223                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     9.951767                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.912776                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   448.140330                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.893993                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000607                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000178                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.027352                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.922130                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022          986                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           56                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14072                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          621                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          357                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_blocks::writebacks 14657.752176                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     9.247040                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.961226                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   482.850541                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.894638                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000564                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000181                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.029471                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.924854                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1015                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           31                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13588                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2           15                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          873                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          127                       # Occupied blocks per task id
 system.cpu1.l2cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           22                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           25                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          780                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2641                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4        10651                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.060181                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.003418                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.858887                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses        24271230                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses       24271230                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker        12198                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         5610                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total         17808                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks        93872                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total        93872                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks       597156                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total       597156                       # number of WritebackClean hits
-system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data            1                       # number of SCUpgradeReq hits
-system.cpu1.l2cache.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data        17499                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total        17499                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       540940                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total       540940                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        80908                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total        80908                       # number of ReadSharedReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker        12198                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker         5610                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst       540940                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data        98407                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total         657155                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker        12198                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker         5610                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst       540940                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data        98407                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total        657155                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          446                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          265                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total          711                       # number of ReadReq misses
-system.cpu1.l2cache.WritebackClean_misses::writebacks            1                       # number of WritebackClean misses
-system.cpu1.l2cache.WritebackClean_misses::total            1                       # number of WritebackClean misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29202                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total        29202                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23271                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total        23271                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data        32662                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total        32662                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        10393                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total        10393                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        64493                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total        64493                       # number of ReadSharedReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          446                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker          265                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst        10393                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data        97155                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total       108259                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          446                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker          265                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst        10393                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data        97155                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total       108259                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker     10024000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      5436500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total     15460500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     66927000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total     66927000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     66665000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     66665000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      1457000                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      1457000                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1788683500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total   1788683500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    627007000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total    627007000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1473931999                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1473931999                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker     10024000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      5436500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst    627007000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data   3262615499                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total   3905082999                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker     10024000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      5436500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst    627007000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data   3262615499                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total   3905082999                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker        12644                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         5875                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total        18519                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks        93872                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total        93872                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks       597157                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total       597157                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29202                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total        29202                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23272                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total        23272                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        50161                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total        50161                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       551333                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total       551333                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       145401                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total       145401                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker        12644                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         5875                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst       551333                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data       195562                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total       765414                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker        12644                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         5875                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst       551333                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data       195562                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total       765414                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.035274                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.045106                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.038393                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.WritebackClean_miss_rate::writebacks     0.000002                       # miss rate for WritebackClean accesses
-system.cpu1.l2cache.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         8865                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         4269                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.061951                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.001892                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.829346                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses        27297276                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses       27297276                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker        17323                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         6382                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total         23705                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks       116494                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total       116494                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks       663845                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total       663845                       # number of WritebackClean hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data        27330                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total        27330                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       585501                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total       585501                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data       105069                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total       105069                       # number of ReadSharedReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker        17323                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker         6382                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst       585501                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data       132399                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total         741605                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker        17323                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker         6382                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst       585501                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data       132399                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total        741605                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          436                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          251                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total          687                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29837                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total        29837                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23628                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total        23628                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            3                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total            3                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data        34183                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total        34183                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        16502                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total        16502                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        68911                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total        68911                       # number of ReadSharedReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          436                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker          251                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst        16502                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data       103094                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total       120283                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          436                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker          251                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst        16502                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data       103094                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total       120283                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker      9535000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      5307000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total     14842000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     65279500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total     65279500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     35645500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     35645500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data       815499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total       815499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1382048000                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total   1382048000                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    678918000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total    678918000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1543279999                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1543279999                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker      9535000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      5307000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst    678918000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data   2925327999                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total   3619087999                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker      9535000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      5307000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst    678918000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data   2925327999                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total   3619087999                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker        17759                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         6633                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total        24392                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks       116494                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total       116494                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks       663845                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total       663845                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29837                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total        29837                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23628                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total        23628                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            3                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            3                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        61513                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total        61513                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       602003                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total       602003                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       173980                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total       173980                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker        17759                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         6633                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst       602003                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data       235493                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total       861888                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker        17759                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         6633                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst       602003                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data       235493                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total       861888                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.024551                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.037841                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.028165                       # miss rate for ReadReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data     0.999957                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_miss_rate::total     0.999957                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.651143                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.651143                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.018851                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.018851                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.443553                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.443553                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.035274                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.045106                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.018851                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.496799                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.141438                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.035274                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.045106                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.018851                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.496799                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.141438                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 22475.336323                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20515.094340                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21744.725738                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2291.863571                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2291.863571                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  2864.724335                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  2864.724335                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data          inf                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total          inf                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 54763.440696                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 54763.440696                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 60329.741172                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 60329.741172                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 22854.139193                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 22854.139193                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 22475.336323                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20515.094340                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 60329.741172                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 33581.550090                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 36071.670706                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 22475.336323                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20515.094340                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 60329.741172                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 33581.550090                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 36071.670706                       # average overall miss latency
-system.cpu1.l2cache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.555704                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.555704                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.027412                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.027412                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.396086                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.396086                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.024551                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.037841                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.027412                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.437779                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.139558                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.024551                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.037841                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.027412                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.437779                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.139558                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 21869.266055                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 21143.426295                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 21604.075691                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2187.870764                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2187.870764                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  1508.612663                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  1508.612663                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data       271833                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total       271833                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 40430.857444                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 40430.857444                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 41141.558599                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 41141.558599                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 22395.263441                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 22395.263441                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 21869.266055                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 21143.426295                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 41141.558599                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 28375.346761                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 30088.108868                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 21869.266055                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 21143.426295                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 41141.558599                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 28375.346761                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 30088.108868                       # average overall miss latency
+system.cpu1.l2cache.blocked_cycles::no_mshrs           77                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               3                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu1.l2cache.avg_blocked_cycles::no_mshrs    60.666667                       # average number of cycles each access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_mshrs    25.666667                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches             513                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks        26284                       # number of writebacks
-system.cpu1.l2cache.writebacks::total           26284                       # number of writebacks
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data         1003                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total         1003                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            2                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data           30                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           30                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            2                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data         1033                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total         1035                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            2                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data         1033                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total         1035                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          446                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          265                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.WritebackClean_mshr_misses::writebacks            1                       # number of WritebackClean MSHR misses
-system.cpu1.l2cache.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        19781                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total        19781                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29202                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29202                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23271                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23271                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        31659                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total        31659                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        10391                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        10391                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        64463                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        64463                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          446                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          265                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        10391                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data        96122                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total       107224                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          446                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          265                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        10391                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data        96122                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        19781                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total       127005                       # number of overall MSHR misses
+system.cpu1.l2cache.unused_prefetches             878                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks        32705                       # number of writebacks
+system.cpu1.l2cache.writebacks::total           32705                       # number of writebacks
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data          447                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total          447                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            9                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            9                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data           70                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::total           70                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            9                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data          517                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total          526                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            9                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data          517                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total          526                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          436                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          251                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total          687                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        25391                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total        25391                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29837                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29837                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23628                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23628                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            3                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            3                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        33736                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total        33736                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        16493                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        16493                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        68841                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        68841                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          436                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          251                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        16493                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data       102577                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total       119757                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          436                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          251                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        16493                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data       102577                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        25391                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total       145148                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         3052                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         3154                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         2407                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2407                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data        14528                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total        14630                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data        11864                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total        11864                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data         5459                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         5561                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      7348000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3846500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total     11194500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1151290913                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total   1151290913                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    600355000                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    600355000                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    435611000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    435611000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      1373000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      1373000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1514716000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1514716000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    564636500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    564636500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1085937999                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1085937999                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker      7348000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3846500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    564636500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2600653999                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total   3176484999                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker      7348000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3846500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    564636500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2600653999                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1151290913                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total   4327775912                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     13064000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    409389000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    422453000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     13064000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    409389000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    422453000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.035274                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.045106                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.038393                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.WritebackClean_mshr_miss_rate::writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
-system.cpu1.l2cache.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        26392                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        26494                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      6919000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3801000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total     10720000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1003077137                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total   1003077137                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    504358500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    504358500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    376609000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    376609000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data       725499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total       725499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1128947000                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1128947000                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    579803500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    579803500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1128190999                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1128190999                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker      6919000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3801000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    579803500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2257137999                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total   2847661499                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker      6919000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3801000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    579803500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2257137999                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1003077137                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total   3850738636                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8698000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data   2412762500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total   2421460500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      8698000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data   2412762500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total   2421460500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.024551                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.037841                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.028165                       # mshr miss rate for ReadReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999957                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total     0.999957                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.631148                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.631148                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.018847                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.018847                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.443346                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.443346                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.035274                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.045106                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.018847                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.491517                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.140086                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.035274                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.045106                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.018847                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.491517                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.548437                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.548437                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.027397                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.027397                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.395683                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.395683                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.024551                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.037841                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.027397                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.435584                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.138947                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.024551                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.037841                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.027397                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.435584                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.165930                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 16475.336323                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14515.094340                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15744.725738                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 58201.855973                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 58201.855973                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20558.694610                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20558.694610                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18719.049461                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 18719.049461                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total          inf                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 47844.720301                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 47844.720301                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 54338.995284                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 54338.995284                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 16845.911593                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16845.911593                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 16475.336323                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14515.094340                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 54338.995284                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27055.762458                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 29624.757508                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 16475.336323                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14515.094340                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 54338.995284                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27055.762458                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 58201.855973                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 34075.634125                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 128078.431373                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 134137.942333                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 133941.978440                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 128078.431373                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 74993.405386                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 75967.092250                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests      1509011                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests       762131                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        11245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops       172130                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       169820                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         2310                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq         24888                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp       759622                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         2407                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         2407                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty       121244                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean       608400                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict        89967                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq        23852                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq        71187                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        41516                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp        85044                       # Transaction distribution
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.168407                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 15869.266055                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 15143.426295                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 15604.075691                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39505.223780                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 39505.223780                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 16903.793947                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16903.793947                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15939.097681                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15939.097681                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data       241833                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       241833                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 33464.162912                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33464.162912                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 35154.520099                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 35154.520099                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 16388.358667                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16388.358667                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 15869.266055                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 15143.426295                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 35154.520099                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 22004.328446                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 23778.664287                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 15869.266055                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 15143.426295                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 35154.520099                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 22004.328446                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 39505.223780                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 26529.739549                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 85274.509804                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 166076.713932                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 165513.362953                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 85274.509804                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 91420.222037                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 91396.561486                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests      1693819                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests       856333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        12567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops       183235                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       181854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         1381                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq         43509                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp       857970                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq        11864                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp        11864                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty       150213                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean       676407                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict       108999                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq        30864                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq        72606                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        41945                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp        86317                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           16                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp           30                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq        57431                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp        54716                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq       551334                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq       224940                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq           24                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1653690                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       733597                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        12997                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        27256                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total          2427540                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     70539360                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     24952640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        23500                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        50576                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total          95566076                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                     366639                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples      1114936                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.173156                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.383819                       # Request fanout histogram
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp           28                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq        68814                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp        66024                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq       602006                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq       255355                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq          206                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1805701                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       897982                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        14680                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        38591                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total          2756954                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     77025056                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     30176714                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        26532                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        71036                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total         107299338                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                     403916                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples      1269906                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.163115                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.372403                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0            924188     82.89%     82.89% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1            188438     16.90%     99.79% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2              2310      0.21%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0           1064146     83.80%     83.80% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1            204379     16.09%     99.89% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2              1381      0.11%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total       1114936                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy    1467946497                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total       1269906                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy    1668457495                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy     80180559                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoopLayer0.occupancy     80964876                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy    827154896                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy    903243234                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy    324971252                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy    401728937                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy      7123996                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy      8056980                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy     14622978                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy     20851461                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                31018                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               31018                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               59424                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              59424                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56618                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                31007                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               31007                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               59421                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              59421                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56600                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          122                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
@@ -2806,11 +2819,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       107932                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72952                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total        72952                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  180884                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71562                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       107914                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72942                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total        72942                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  180856                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71544                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          244                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
@@ -2829,37 +2842,37 @@ system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       162812                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321248                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      2321248                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2484060                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             40401000                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.bridge.master::total       162794                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321208                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      2321208                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2484002                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             40388000                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer1.occupancy               112500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               323500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               330000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                31500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                32000                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer4.occupancy                16500                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer7.occupancy                89000                       # Layer occupancy (ticks)
+system.iobus.reqLayer7.occupancy                92000                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy               585000                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy               574500                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy               22000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy               22500                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer13.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer15.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer15.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               52000                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               51500                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer18.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer18.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer19.occupancy                2500                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
@@ -2867,54 +2880,54 @@ system.iobus.reqLayer20.occupancy                9000                       # La
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer21.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6085000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             6116000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            34109000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            33795000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           187090970                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           187654365                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            84732000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            84717000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy            36776000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy            36766000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36458                       # number of replacements
-system.iocache.tags.tagsinuse               14.555535                       # Cycle average of tags in use
+system.iocache.tags.replacements                36453                       # number of replacements
+system.iocache.tags.tagsinuse               14.555427                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36474                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                36469                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         256148567000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide    14.555535                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.909721                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.909721                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         255133996000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide    14.555427                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.909714                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.909714                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               328284                       # Number of tag accesses
-system.iocache.tags.data_accesses              328284                       # Number of data accesses
-system.iocache.ReadReq_misses::realview.ide          252                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              252                       # number of ReadReq misses
+system.iocache.tags.tag_accesses               328239                       # Number of tag accesses
+system.iocache.tags.data_accesses              328239                       # Number of data accesses
+system.iocache.ReadReq_misses::realview.ide          247                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              247                       # number of ReadReq misses
 system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
-system.iocache.demand_misses::realview.ide        36476                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             36476                       # number of demand (read+write) misses
-system.iocache.overall_misses::realview.ide        36476                       # number of overall misses
-system.iocache.overall_misses::total            36476                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     32635877                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     32635877                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   4576397093                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   4576397093                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   4609032970                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   4609032970                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   4609032970                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   4609032970                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::realview.ide          252                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            252                       # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::realview.ide        36471                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             36471                       # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ide        36471                       # number of overall misses
+system.iocache.overall_misses::total            36471                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ide     32034877                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     32034877                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   4302643488                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4302643488                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   4334678365                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4334678365                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   4334678365                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4334678365                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ide          247                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            247                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::realview.ide        36476                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           36476                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::realview.ide        36476                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          36476                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::realview.ide        36471                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           36471                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ide        36471                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          36471                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
 system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
@@ -2923,38 +2936,38 @@ system.iocache.demand_miss_rate::realview.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 129507.448413                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 129507.448413                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126336.050491                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126336.050491                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 126357.960577                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 126357.960577                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 126357.960577                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 126357.960577                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs             2                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::realview.ide 129695.858300                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 129695.858300                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118778.806537                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 118778.806537                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 118852.742316                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 118852.742316                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 118852.742316                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 118852.742316                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs            15                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           36206                       # number of writebacks
 system.iocache.writebacks::total                36206                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::realview.ide          252                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          252                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide          247                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          247                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total        36224                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::realview.ide        36476                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        36476                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::realview.ide        36476                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        36476                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     20035877                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     20035877                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2763475432                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   2763475432                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   2783511309                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2783511309                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   2783511309                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2783511309                       # number of overall MSHR miss cycles
+system.iocache.demand_mshr_misses::realview.ide        36471                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        36471                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ide        36471                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        36471                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ide     19684877                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     19684877                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2489128459                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2489128459                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   2508813336                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2508813336                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   2508813336                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2508813336                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -2963,590 +2976,599 @@ system.iocache.demand_mshr_miss_rate::realview.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 79507.448413                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 79507.448413                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76288.522306                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76288.522306                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 76310.760747                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76310.760747                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 76310.760747                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76310.760747                       # average overall mshr miss latency
-system.l2c.tags.replacements                   125494                       # number of replacements
-system.l2c.tags.tagsinuse                63202.959531                       # Cycle average of tags in use
-system.l2c.tags.total_refs                     439435                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   189556                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     2.318233                       # Average number of references to valid blocks.
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 79695.858300                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 79695.858300                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68714.897830                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68714.897830                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 68789.266431                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 68789.266431                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 68789.266431                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 68789.266431                       # average overall mshr miss latency
+system.l2c.tags.replacements                   126939                       # number of replacements
+system.l2c.tags.tagsinuse                63214.740893                       # Cycle average of tags in use
+system.l2c.tags.total_refs                     439035                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   190800                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     2.301022                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   13071.247488                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    15.199813                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     1.970724                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     8317.166173                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2997.468102                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 34883.534763                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker     5.576740                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker     0.910038                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     1686.284360                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      475.918503                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1747.682827                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.199451                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000232                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.000030                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.126910                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.045738                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.532280                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000085                       # Average percentage of cache occupancy
+system.l2c.tags.occ_blocks::writebacks   13659.794415                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker    15.383881                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     1.061858                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     8032.623601                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2877.626716                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 34705.867730                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker     3.664427                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker     0.910014                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     1967.326736                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      460.362743                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1490.118772                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.208432                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000235                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000016                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.122568                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.043909                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.529570                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000056                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu1.itb.walker     0.000014                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.025731                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.007262                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.026668                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.964401                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022        30884                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023           22                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        33156                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2          128                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3         5810                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4        24946                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4           22                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2          618                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         4320                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        28181                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.471252                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.000336                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.505920                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                  6014054                       # Number of tag accesses
-system.l2c.tags.data_accesses                 6014054                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       259619                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          259619                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data           32746                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            1957                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               34703                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data          2097                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data           869                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total              2966                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data             3978                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data             1360                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total                 5338                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker          199                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker           64                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst        36469                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data        49080                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        47369                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           28                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker           11                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst         7634                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data         4971                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         3115                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           148940                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker           199                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker            64                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst               36469                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data               53058                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher        47369                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker            28                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker            11                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                7634                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                6331                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher         3115                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                  154278                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker          199                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker           64                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst              36469                       # number of overall hits
-system.l2c.overall_hits::cpu0.data              53058                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher        47369                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker           28                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker           11                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst               7634                       # number of overall hits
-system.l2c.overall_hits::cpu1.data               6331                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher         3115                       # number of overall hits
-system.l2c.overall_hits::total                 154278                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data         10077                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          2519                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             12596                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data          841                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data         1321                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total            2162                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          11292                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data           8274                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total              19566                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker           27                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.itb.walker            4                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        19487                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         9131                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       132775                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker            8                       # number of ReadSharedReq misses
+system.l2c.tags.occ_percent::cpu1.inst       0.030019                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.007025                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.022737                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.964580                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022        29285                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023           18                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        34558                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2          182                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3         5757                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4        23342                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4           17                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2          611                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         6476                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        27436                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.446854                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.000275                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.527313                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                  6030021                       # Number of tag accesses
+system.l2c.tags.data_accesses                 6030021                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       261794                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          261794                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data           32586                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            2322                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               34908                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data          2057                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data          1031                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total              3088                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data             3923                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data             1723                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total                 5646                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker          188                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker           73                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst        32795                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data        46613                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        46486                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           68                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker           36                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst        13556                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data         9028                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         5103                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           153946                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker           188                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker            73                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst               32795                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data               50536                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher        46486                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker            68                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker            36                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst               13556                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               10751                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher         5103                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                  159592                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker          188                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker           73                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst              32795                       # number of overall hits
+system.l2c.overall_hits::cpu0.data              50536                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher        46486                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker           68                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker           36                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst              13556                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              10751                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher         5103                       # number of overall hits
+system.l2c.overall_hits::total                 159592                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          9262                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          3049                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             12311                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data          797                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data         1327                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total            2124                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          11181                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data           8169                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total              19350                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker           25                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.itb.walker            3                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        19352                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         9056                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       131166                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker            5                       # number of ReadSharedReq misses
 system.l2c.ReadSharedReq_misses::cpu1.itb.walker            1                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst         2756                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          977                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         5822                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         170988                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker           27                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             19487                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             20423                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       132775                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker            8                       # number of demand (read+write) misses
+system.l2c.ReadSharedReq_misses::cpu1.inst         2936                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data          955                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         6696                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         170195                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker           25                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker            3                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             19352                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             20237                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       131166                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker            5                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              2756                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data              9251                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher         5822                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                190554                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker           27                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker            4                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            19487                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            20423                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       132775                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker            8                       # number of overall misses
+system.l2c.demand_misses::cpu1.inst              2936                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data              9124                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher         6696                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                189545                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker           25                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker            3                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            19352                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            20237                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       131166                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker            5                       # number of overall misses
 system.l2c.overall_misses::cpu1.itb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             2756                       # number of overall misses
-system.l2c.overall_misses::cpu1.data             9251                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher         5822                       # number of overall misses
-system.l2c.overall_misses::total               190554                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data     30450500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data      6079500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     36530000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data      4673500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data      3850000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total      8523500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data   1715723499                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1100336500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total   2816059999                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker      3865000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       526500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst   2588066000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data   1270606500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  20899436571                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker      1078000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker       146500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst    371480000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    137505000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher   1077632372                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  26350342443                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker      3865000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker       526500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   2588066000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data   2986329999                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  20899436571                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker      1078000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker       146500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    371480000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1237841500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher   1077632372                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     29166402442                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker      3865000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker       526500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   2588066000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data   2986329999                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  20899436571                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker      1078000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker       146500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    371480000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1237841500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher   1077632372                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    29166402442                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       259619                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       259619                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        42823                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         4476                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           47299                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data         2938                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data         2190                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total          5128                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data        15270                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data         9634                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total            24904                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          226                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           68                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst        55956                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data        58211                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       180144                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           36                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           12                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst        10390                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data         5948                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher         8937                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       319928                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker          226                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker           68                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst           55956                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data           73481                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       180144                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker           36                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker           12                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst           10390                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data           15582                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher         8937                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total              344832                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker          226                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker           68                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst          55956                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data          73481                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       180144                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker           36                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker           12                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst          10390                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data          15582                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher         8937                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total             344832                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.235317                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.562779                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.266306                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.286249                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.603196                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.421607                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.739489                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.858833                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.785657                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.119469                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.058824                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.348256                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.156860                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.222222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.083333                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.265255                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.164257                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.534458                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.119469                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.058824                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.348256                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.277936                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.222222                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.083333                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.265255                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.593698                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.552600                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.119469                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.058824                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.348256                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.277936                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.222222                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.083333                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.265255                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.593698                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.552600                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  3021.782276                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  2413.457721                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  2900.127024                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  5557.074911                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  2914.458743                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total  3942.414431                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 151941.507173                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 132987.249214                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 143926.198457                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 143148.148148                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker       131625                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 132809.873249                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 139153.050049                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 157404.907332                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker       134750                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker       146500                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 134789.550073                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 140742.067554                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 185096.594297                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 154106.384325                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 143148.148148                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker       131625                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 132809.873249                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 146223.865201                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 157404.907332                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker       134750                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker       146500                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 134789.550073                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 133806.237164                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 185096.594297                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 153061.087366                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 143148.148148                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker       131625                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 132809.873249                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 146223.865201                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 157404.907332                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker       134750                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker       146500                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 134789.550073                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 133806.237164                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 185096.594297                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 153061.087366                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs               270                       # number of cycles access was blocked
+system.l2c.overall_misses::cpu1.inst             2936                       # number of overall misses
+system.l2c.overall_misses::cpu1.data             9124                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher         6696                       # number of overall misses
+system.l2c.overall_misses::total               189545                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data     10685000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data      2955500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total     13640500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data      1570500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data      1260500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total      2831000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   1150734500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    687988500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   1838723000                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker      2363000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       241000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   1607400500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data    824224000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  14216291987                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker       522500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker        83500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst    250906500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data     89245500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher    887434795                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  17878713282                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker      2363000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker       241000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   1607400500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data   1974958500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  14216291987                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker       522500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    250906500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data    777234000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher    887434795                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     19717436282                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker      2363000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker       241000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   1607400500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data   1974958500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  14216291987                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker       522500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    250906500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data    777234000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher    887434795                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    19717436282                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       261794                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       261794                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        41848                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         5371                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           47219                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data         2854                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data         2358                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total          5212                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data        15104                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data         9892                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total            24996                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          213                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           76                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst        52147                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data        55669                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       177652                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           73                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           37                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst        16492                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data         9983                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher        11799                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       324141                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker          213                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker           76                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst           52147                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data           70773                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       177652                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker           73                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker           37                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst           16492                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data           19875                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher        11799                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total              349137                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker          213                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker           76                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst          52147                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data          70773                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       177652                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker           73                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker           37                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst          16492                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data          19875                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher        11799                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total             349137                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.221325                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.567678                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.260721                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.279257                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.562765                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.407521                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.740267                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.825819                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.774124                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.117371                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.039474                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.371105                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.162676                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.068493                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.027027                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.178026                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.095663                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.525065                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.117371                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.039474                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.371105                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.285942                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.068493                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.027027                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.178026                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.459069                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.542896                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.117371                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.039474                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.371105                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.285942                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.068493                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.027027                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.178026                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.459069                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.542896                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  1153.638523                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   969.334208                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  1107.992852                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  1970.514429                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   949.886963                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  1332.862524                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 102918.746087                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 84219.427102                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 95024.444444                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker        94520                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 83061.208144                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 91014.134276                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 108383.971357                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker       104500                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker        83500                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 85458.617166                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 93450.785340                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 132532.078106                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 105048.404959                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker        94520                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 83061.208144                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 97591.466126                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 108383.971357                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker       104500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 85458.617166                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 85185.664182                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 132532.078106                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 104025.093155                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker        94520                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 80333.333333                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 83061.208144                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 97591.466126                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 108383.971357                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker       104500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 85458.617166                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 85185.664182                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 132532.078106                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 104025.093155                       # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs               838                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        5                       # number of cycles access was blocked
+system.l2c.blocked::no_mshrs                        8                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs            54                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs    104.750000                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               98551                       # number of writebacks
-system.l2c.writebacks::total                    98551                       # number of writebacks
-system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            3                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst            4                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst              3                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                  7                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst             3                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                 7                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks         2889                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total         2889                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        10077                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         2519                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        12596                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          841                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1321                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total         2162                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        11292                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data         8274                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         19566                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker           27                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker            4                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        19484                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data         9131                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       132775                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker            8                       # number of ReadSharedReq MSHR misses
+system.l2c.writebacks::writebacks               99614                       # number of writebacks
+system.l2c.writebacks::total                    99614                       # number of writebacks
+system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            2                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.inst            7                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst              2                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst              7                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                  9                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst             2                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst             7                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                 9                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks         3468                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total         3468                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         9262                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         3049                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        12311                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          797                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1327                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total         2124                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        11181                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data         8169                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         19350                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker           25                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker            3                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        19350                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data         9056                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       131166                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker            5                       # number of ReadSharedReq MSHR misses
 system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker            1                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         2752                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data          977                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         5822                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       170981                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker           27                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker            4                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        19484                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data        20423                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       132775                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker            8                       # number of demand (read+write) MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         2929                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data          955                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         6696                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       170186                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker           25                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker            3                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        19350                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data        20237                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       131166                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
 system.l2c.demand_mshr_misses::cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         2752                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data         9251                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         5822                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           190547                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker           27                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker            4                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        19484                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data        20423                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       132775                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker            8                       # number of overall MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         2929                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data         9124                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         6696                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           189536                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker           25                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker            3                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        19350                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data        20237                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       131166                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker            5                       # number of overall MSHR misses
 system.l2c.overall_mshr_misses::cpu1.itb.walker            1                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         2752                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data         9251                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         5822                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          190547                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         2929                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data         9124                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         6696                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          189536                       # number of overall MSHR misses
 system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         3003                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31822                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        20340                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst          102                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3049                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        37976                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28485                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2407                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        30892                       # number of WriteReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        14525                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        37970                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        19033                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        11864                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        30897                       # number of WriteReq MSHR uncacheable
 system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         3003                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        60307                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        39373                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst          102                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         5456                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        68868                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    733108000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    182446000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    915554000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     62803500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     97589000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total    160392500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   1602798509                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1017587525                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   2620386034                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker      3595000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       486500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   2392931045                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data   1179292009                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  19571641713                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker       998000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker       136500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    343537535                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    127733004                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher   1019394964                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  24639746270                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      3595000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       486500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   2392931045                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data   2782090518                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  19571641713                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       998000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker       136500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    343537535                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   1145320529                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher   1019394964                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  27260132304                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      3595000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       486500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   2392931045                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data   2782090518                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  19571641713                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       998000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker       136500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    343537535                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   1145320529                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher   1019394964                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  27260132304                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    343998000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5799755006                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     11227000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    354456000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   6509436006                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    343998000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5799755006                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     11227000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    354456000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   6509436006                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        26389                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        68867                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    221469500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     70279500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    291749000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     20549499                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     32977500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total     53526999                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   1038924500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    606298001                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   1645222501                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker      2113000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       211000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   1413871007                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    733663501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  12904628993                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker       472500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker        73500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    221234502                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     79695500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher    820473798                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  16176437301                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      2113000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       211000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   1413871007                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data   1772588001                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  12904628993                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       472500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    221234502                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    685993501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher    820473798                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  17821659802                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      2113000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       211000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   1413871007                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data   1772588001                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  12904628993                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       472500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    221234502                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    685993501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    820473798                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  17821659802                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    192566500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   4005508001                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      6861000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2151256501                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   6356192002                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    192566500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   4005508001                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      6861000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2151256501                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   6356192002                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.235317                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.562779                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.266306                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.286249                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.603196                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.421607                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.739489                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.858833                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.785657                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.119469                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.058824                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.348202                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.156860                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.222222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.083333                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.264870                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.164257                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.534436                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.119469                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.058824                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.348202                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.277936                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.222222                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.083333                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.264870                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.593698                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.552579                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.119469                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.058824                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.348202                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.277936                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.737049                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.222222                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.083333                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.264870                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.593698                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.651449                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.552579                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 72750.620224                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 72427.947598                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 72686.090822                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 74677.170036                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73875.094625                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 74187.095282                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 141941.065267                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 122986.164491                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 133925.484718                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 133148.148148                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker       121625                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 122815.183997                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 129152.558208                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 147404.569482                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker       124750                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker       136500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 124831.953125                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 130740.024565                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175093.604260                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 144108.095461                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 133148.148148                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker       121625                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 122815.183997                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 136223.400969                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 147404.569482                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker       124750                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker       136500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 124831.953125                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 123805.051238                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175093.604260                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 143062.511107                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 133148.148148                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker       121625                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 122815.183997                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 136223.400969                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 147404.569482                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker       124750                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker       136500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 124831.953125                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 123805.051238                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175093.604260                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 143062.511107                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 114551.448551                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182256.143737                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 110068.627451                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 116253.197770                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 171409.205972                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 114551.448551                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96170.510985                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 110068.627451                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 64966.275660                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 94520.474037                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               37976                       # Transaction distribution
-system.membus.trans_dist::ReadResp             209208                       # Transaction distribution
-system.membus.trans_dist::WriteReq              30892                       # Transaction distribution
-system.membus.trans_dist::WriteResp             30892                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       134757                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            15369                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            74473                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq          40549                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.221325                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.567678                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.260721                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.279257                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.562765                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.407521                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.740267                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.825819                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.774124                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.117371                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.039474                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.371066                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.162676                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.068493                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.027027                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.177601                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.095663                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.525037                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.117371                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.039474                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.371066                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.285942                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.068493                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.027027                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.177601                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.459069                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.542870                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.117371                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.039474                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.371066                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.285942                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.738331                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.068493                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.027027                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.177601                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.459069                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.567506                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.542870                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 23911.628158                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 23050.016399                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23698.237349                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 25783.562108                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24851.168048                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 25201.035311                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 92918.746087                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 74219.366018                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 85024.418656                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker        84520                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 73068.269096                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 81014.079174                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 98383.948531                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker        94500                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 75532.434961                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 83450.785340                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 122531.929211                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 95051.515994                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker        84520                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 73068.269096                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 87591.441469                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 98383.948531                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker        94500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75532.434961                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 75185.609491                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 122531.929211                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 94027.835356                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker        84520                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 70333.333333                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 73068.269096                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 87591.441469                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 98383.948531                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker        94500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75532.434961                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 75185.609491                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 122531.929211                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 94027.835356                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 64124.708625                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 196927.630334                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 67264.705882                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 148107.160138                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 167400.368765                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 64124.708625                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 101732.354685                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 67264.705882                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 81520.955739                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 92296.629765                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        514606                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       294659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          567                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               37970                       # Transaction distribution
+system.membus.trans_dist::ReadResp             208402                       # Transaction distribution
+system.membus.trans_dist::WriteReq              30897                       # Transaction distribution
+system.membus.trans_dist::WriteResp             30897                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       135820                       # Transaction distribution
+system.membus.trans_dist::CleanEvict            15995                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            76425                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq          40810                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             39381                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            19462                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        171233                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.membus.trans_dist::ReadExReq             38865                       # Transaction distribution
+system.membus.trans_dist::ReadExResp            19252                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        170433                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107932                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107914                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           36                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13654                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       645275                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       766897                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72949                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        72949                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 839846                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162812                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13670                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       646867                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       768487                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72939                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        72939                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 841426                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162794                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          288                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        27308                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18543624                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     18734032                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        27340                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18547336                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     18737758                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2318144                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2318144                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                21052176                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           120651                       # Total snoops (count)
-system.membus.snoop_fanout::samples            580873                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size::total                21055902                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           122883                       # Total snoops (count)
+system.membus.snoop_fanout::samples            431628                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.011899                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.108432                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  580873    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  426492     98.81%     98.81% # Request fanout histogram
+system.membus.snoop_fanout::1                    5136      1.19%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              580873                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            81906000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              431628                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            81611500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               24500                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            11549500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            11561000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy           984548482                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy           995379161                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         1099659305                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         1093943847                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy            1332381                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy            1316877                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -3589,57 +3611,56 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests       989892                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests       534223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       146584                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops          20158                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops        19282                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops          876                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              37979                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp            475706                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             30892                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            30892                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       394392                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          117024                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          109072                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq         43515                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp         152587                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq           30                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp           30                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq            50322                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp           50322                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       437743                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        36224                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1265601                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       259494                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               1525095                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     35019900                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      3939924                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total               38959824                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          441873                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples           907771                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.341587                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.476273                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests      1005681                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests       545297                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       156423                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops          20020                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops        19070                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops          950                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              37973                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp            482978                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             30897                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            30897                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       361408                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          120637                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          111235                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq         43898                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp         155133                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq           28                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp           28                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq            50623                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp           50623                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       445008                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4567                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1196695                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       348487                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               1545182                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     34087104                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      5287070                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total               39374174                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          380983                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples           851193                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.382254                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.488230                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                 598564     65.94%     65.94% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 308331     33.97%     99.90% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    876      0.10%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                 526771     61.89%     61.89% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 323472     38.00%     99.89% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                    950      0.11%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total             907771                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy          872211768                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total             851193                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy          876200249                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           356119                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           348123                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy         658378956                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy         630764010                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy         205665017                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy         246030993                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    1873                       # number of quiesce instructions executed
+system.cpu0.kern.inst.quiesce                    1854                       # number of quiesce instructions executed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    2739                       # number of quiesce instructions executed
+system.cpu1.kern.inst.quiesce                    2756                       # number of quiesce instructions executed
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
index 1a957c7d0..6a568c6cc 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.832863                       # Nu
 sim_ticks                                2832862976500                       # Number of ticks simulated
 final_tick                               2832862976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 118929                       # Simulator instruction rate (inst/s)
-host_op_rate                                   144250                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2978848657                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 586012                       # Number of bytes of host memory used
-host_seconds                                   950.99                       # Real time elapsed on the host
+host_inst_rate                                 116306                       # Simulator instruction rate (inst/s)
+host_op_rate                                   141069                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2913147103                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 578076                       # Number of bytes of host memory used
+host_seconds                                   972.44                       # Real time elapsed on the host
 sim_insts                                   113100501                       # Number of instructions simulated
 sim_ops                                     137180951                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt
index 53535ebf9..16738d5e3 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-full/stats.txt
@@ -1,164 +1,172 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.824845                       # Number of seconds simulated
-sim_ticks                                2824844935500                       # Number of ticks simulated
-final_tick                               2824844935500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.823729                       # Number of seconds simulated
+sim_ticks                                2823728611500                       # Number of ticks simulated
+final_tick                               2823728611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 301818                       # Simulator instruction rate (inst/s)
-host_op_rate                                   366127                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             6933711439                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 588164                       # Number of bytes of host memory used
-host_seconds                                   407.41                       # Real time elapsed on the host
-sim_insts                                   122962678                       # Number of instructions simulated
-sim_ops                                     149162687                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 263665                       # Simulator instruction rate (inst/s)
+host_op_rate                                   319829                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             6058824639                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 584988                       # Number of bytes of host memory used
+host_seconds                                   466.05                       # Real time elapsed on the host
+sim_insts                                   122881667                       # Number of instructions simulated
+sim_ops                                     149056790                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker          192                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst           540004                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          4201700                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker          320                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker          128                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           538276                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          3140708                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu1.dtb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           117312                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           902784                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.dtb.walker         1664                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst           307648                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data          1658880                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.dtb.walker         4224                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst           418176                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data          2992192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           122816                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           897088                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.dtb.walker         1792                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.itb.walker           64                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.inst           339840                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.data          2003776                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.dtb.walker         4480                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.itb.walker           64                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.inst           386816                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.data          3512832                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11145864                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       540004                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       117312                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst       307648                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst       418176                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1383140                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8393280                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             10950024                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       538276                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       122816                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu2.inst       339840                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu3.inst       386816                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1387748                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8235776                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8410804                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             16891                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             66171                       # Number of read requests responded to by this memory
+system.physmem.bytes_written::total           8253300                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker            2                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             16864                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             49593                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              1833                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             14106                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.dtb.walker           26                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst              4807                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data             25920                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.dtb.walker           66                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst              6534                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data             46753                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              1919                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             14017                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.dtb.walker           28                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.itb.walker            1                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.inst              5310                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.data             31309                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.dtb.walker           70                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.itb.walker            1                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.inst              6044                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.data             54888                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                183127                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          131145                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                180067                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          128684                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               135526                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker            68                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              191162                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             1487409                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total               133065                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker           113                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker            45                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              190626                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             1112256                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu1.dtb.walker            23                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               41529                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              319587                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.dtb.walker           589                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst              108908                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data              587246                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.dtb.walker          1495                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst              148035                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data             1059241                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               43494                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              317696                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.dtb.walker           635                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.inst              120352                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.data              709621                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.dtb.walker          1587                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.inst              136988                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.data             1244040                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::realview.ide              340                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 3945655                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         191162                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          41529                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst         108908                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst         148035                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             489634                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2971236                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               6204                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                2977439                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2971236                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker           68                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             191162                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            1493613                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::total                 3877860                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         190626                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          43494                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu2.inst         120352                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu3.inst         136988                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             491459                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           2916632                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6206                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                2922838                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           2916632                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker          113                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker           45                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             190626                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            1118462                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.dtb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              41529                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             319587                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.dtb.walker          589                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst             108908                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data             587246                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.dtb.walker         1495                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst             148035                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data            1059241                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              43494                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             317696                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.dtb.walker          635                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.inst             120352                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.data             709621                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.dtb.walker         1587                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.inst             136988                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.data            1244040                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::realview.ide             340                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6923094                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        100046                       # Number of read requests accepted
-system.physmem.writeReqs                        68732                       # Number of write requests accepted
-system.physmem.readBursts                      100046                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      68732                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  6396992                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      5952                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4397632                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   6402944                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4398848                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                       93                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_total::total                6800697                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        113588                       # Number of read requests accepted
+system.physmem.writeReqs                        68931                       # Number of write requests accepted
+system.physmem.readBursts                      113588                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                      68931                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                  7262464                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      7168                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   4410816                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                   7269632                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                4411584                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      112                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                6841                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                6294                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                6670                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                6264                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                6125                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                5943                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                6707                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                6704                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                6491                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                6555                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               6154                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               5521                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               5628                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               6555                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               6152                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               5349                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4568                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4266                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4764                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4205                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4158                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4117                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4748                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4286                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4452                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4767                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4196                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               3943                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               3845                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4709                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4129                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               3560                       # Per bank write bursts
+system.physmem.perBankRdBursts::0                7537                       # Per bank write bursts
+system.physmem.perBankRdBursts::1                6789                       # Per bank write bursts
+system.physmem.perBankRdBursts::2                7399                       # Per bank write bursts
+system.physmem.perBankRdBursts::3                7485                       # Per bank write bursts
+system.physmem.perBankRdBursts::4                7337                       # Per bank write bursts
+system.physmem.perBankRdBursts::5                7010                       # Per bank write bursts
+system.physmem.perBankRdBursts::6                7617                       # Per bank write bursts
+system.physmem.perBankRdBursts::7                7715                       # Per bank write bursts
+system.physmem.perBankRdBursts::8                6869                       # Per bank write bursts
+system.physmem.perBankRdBursts::9                7528                       # Per bank write bursts
+system.physmem.perBankRdBursts::10               7086                       # Per bank write bursts
+system.physmem.perBankRdBursts::11               6373                       # Per bank write bursts
+system.physmem.perBankRdBursts::12               6401                       # Per bank write bursts
+system.physmem.perBankRdBursts::13               7208                       # Per bank write bursts
+system.physmem.perBankRdBursts::14               6839                       # Per bank write bursts
+system.physmem.perBankRdBursts::15               6283                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                4402                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                3960                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                4483                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                4623                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                4313                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                4310                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                4616                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                4482                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                4162                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                4849                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               4455                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               3923                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               3821                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               4641                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               4142                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               3737                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           2                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2823278667500                       # Total gap between requests
+system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2822156484500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  100046                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  113588                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  68732                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     76462                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     20947                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                      2008                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       532                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         4                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                  68931                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                     85837                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     24551                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                      2500                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                       585                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                         3                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
@@ -186,170 +194,173 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                        74                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                        70                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                        68                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                        67                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::0                        72                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                        67                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                        65                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                        65                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::4                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                        65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                       65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                       64                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                       65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                       66                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                       65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     1574                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     3390                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     3534                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     3831                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     3771                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     3651                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     3816                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     3963                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     3852                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4123                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4441                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4054                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4276                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4801                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4046                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     3937                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     3856                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      444                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      135                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       85                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                       77                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                       61                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       34                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                       45                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                       60                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       41                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                       42                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                       47                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                       41                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                       20                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                       23                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       44                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                       37                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       27                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                       37                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       31                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       41                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       17                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       26                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       20                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       17                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       34                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       20                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        6                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        5                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        39183                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      275.487635                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     163.171837                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     307.896605                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          16209     41.37%     41.37% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         9498     24.24%     65.61% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         3856      9.84%     75.45% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2020      5.16%     80.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         1646      4.20%     84.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1041      2.66%     87.46% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          570      1.45%     88.92% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          566      1.44%     90.36% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         3777      9.64%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          39183                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          3537                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        28.251343                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      474.824507                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           3535     99.94%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.03%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::27648-28671            1      0.03%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            3537                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          3537                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        19.426915                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.022626                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       11.137247                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3                 7      0.20%      0.20% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                 2      0.06%      0.25% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11                2      0.06%      0.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15               5      0.14%      0.45% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            3142     88.83%     89.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23              84      2.37%     91.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              38      1.07%     92.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              37      1.05%     93.78% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              22      0.62%     94.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39               9      0.25%     94.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              25      0.71%     95.36% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47               6      0.17%     95.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51              52      1.47%     97.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55               8      0.23%     97.23% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               5      0.14%     97.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              10      0.28%     97.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              31      0.88%     98.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               1      0.03%     98.56% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               1      0.03%     98.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              15      0.42%     99.01% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              29      0.82%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             1      0.03%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             1      0.03%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             1      0.03%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             3      0.08%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            3537                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     1310437500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                3184556250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    499765000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       13110.54                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::5                        63                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                        63                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                        63                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                        61                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                        63                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                       61                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                       61                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                       60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                       60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                       60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                     1162                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     1493                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     3019                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     3561                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     3756                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     3758                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     3892                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     4118                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     4212                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     4349                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     4577                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     4808                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     4159                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     4278                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     4456                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     3883                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     3800                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     3676                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                       85                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                       65                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                       52                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                       30                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                       35                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                       33                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                       57                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                       55                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                       39                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                       44                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                       57                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                       51                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                       32                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                       44                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                       46                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                       32                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                       30                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                       30                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       40                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       30                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                       17                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                       16                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       22                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       24                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       16                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                        7                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       10                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                        8                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                        3                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                        8                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                        7                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        39396                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      296.306224                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     172.340600                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     326.184189                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          15747     39.97%     39.97% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255         9259     23.50%     63.47% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         3829      9.72%     73.19% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         2133      5.41%     78.61% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         1523      3.87%     82.47% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767          982      2.49%     84.97% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          643      1.63%     86.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023          644      1.63%     88.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         4636     11.77%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          39396                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          3632                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        31.238987                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      631.062126                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           3630     99.94%     99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-4095            1      0.03%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::36864-38911            1      0.03%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total            3632                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          3632                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        18.975496                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       17.811099                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       10.084616                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3                 8      0.22%      0.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                 2      0.06%      0.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-11                2      0.06%      0.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15               6      0.17%      0.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            3236     89.10%     89.59% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23              53      1.46%     91.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              53      1.46%     92.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              39      1.07%     93.58% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35              77      2.12%     95.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              40      1.10%     96.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43               9      0.25%     97.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              10      0.28%     97.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51               6      0.17%     97.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               6      0.17%     97.66% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               3      0.08%     97.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               3      0.08%     97.82% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67              57      1.57%     99.39% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               2      0.06%     99.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               4      0.11%     99.56% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               3      0.08%     99.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               1      0.03%     99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               1      0.03%     99.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               1      0.03%     99.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             2      0.06%     99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             1      0.03%     99.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             5      0.14%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             1      0.03%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             1      0.03%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            3632                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     1343217000                       # Total ticks spent queuing
+system.physmem.totMemAccLat                3470892000                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    567380000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       11837.01                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  31860.54                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           2.26                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  30587.01                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           2.57                       # Average DRAM read bandwidth in MiByte/s
 system.physmem.avgWrBW                           1.56                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        2.27                       # Average system read bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        2.57                       # Average system read bandwidth in MiByte/s
 system.physmem.avgWrBWSys                        1.56                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.03                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.02                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        28.41                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      80619                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     48863                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   80.66                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  71.09                       # Row buffer hit rate for writes
-system.physmem.avgGap                     16727764.68                       # Average gap between requests
-system.physmem.pageHitRate                      76.76                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  156219840                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   85098750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 402051000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                227525760                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           179782062720                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            73199813535                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1622867858250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1876720629855                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              667.445270                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2640465319000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     91913120000                       # Time in different power states
+system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        22.43                       # Average write queue length when enqueuing
+system.physmem.readRowHits                      93570                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     49429                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   82.46                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  71.71                       # Row buffer hit rate for writes
+system.physmem.avgGap                     15462261.38                       # Average gap between requests
+system.physmem.pageHitRate                      78.40                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  157845240                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                   85919625                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 459334200                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                228024720                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           179708830080                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            71920019610                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1621544120250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1874104093725                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              667.482603                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2641247036500                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     91875680000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     20214084000                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     18345228000                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  140003640                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   76213500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 377559000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                217734480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           179782062720                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            72425693970                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1619952048750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1872971316060                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              667.534243                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2641598541500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     91913120000                       # Time in different power states
+system.physmem_1.actEnergy                  139988520                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                   76201125                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 425778600                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                218570400                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           179708830080                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            71085149730                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1620445707000                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1872100225455                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              667.494295                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2642466728000                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     91875680000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     19069290500                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     17119309500                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
@@ -399,47 +410,47 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                     4956                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort                4956                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walkWaitTime::samples         4956                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0           4956    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total         4956                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walksPending::samples  57378111376                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     1.254714                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0   -14615003624    -25.47%    -25.47% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1    71993115000    125.47%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total  57378111376                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         2714     66.86%     66.86% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1345     33.14%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         4059                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         4956                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                     4971                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort                4971                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walkWaitTime::samples         4971                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0           4971    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total         4971                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walksPending::samples  56876140626                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     1.265788                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0   -15117011624    -26.58%    -26.58% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::1    71993152250    126.58%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total  56876140626                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         2795     68.19%     68.19% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1304     31.81%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         4099                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         4971                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         4956                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         4059                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         4971                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         4099                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         4059                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total         9015                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         4099                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total         9070                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    12035291                       # DTB read hits
-system.cpu0.dtb.read_misses                      4159                       # DTB read misses
-system.cpu0.dtb.write_hits                    9387286                       # DTB write hits
-system.cpu0.dtb.write_misses                      797                       # DTB write misses
-system.cpu0.dtb.flush_tlb                         170                       # Number of times complete TLB was flushed
-system.cpu0.dtb.flush_tlb_mva                     344                       # Number of times TLB was flushed by MVA
+system.cpu0.dtb.read_hits                    12098970                       # DTB read hits
+system.cpu0.dtb.read_misses                      4249                       # DTB read misses
+system.cpu0.dtb.write_hits                    9143698                       # DTB write hits
+system.cpu0.dtb.write_misses                      722                       # DTB write misses
+system.cpu0.dtb.flush_tlb                         171                       # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva                     362                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    2853                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_entries                    2823                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                   725                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                   830                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      165                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                12039450                       # DTB read accesses
-system.cpu0.dtb.write_accesses                9388083                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      174                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                12103219                       # DTB read accesses
+system.cpu0.dtb.write_accesses                9144420                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         21422577                       # DTB hits
-system.cpu0.dtb.misses                           4956                       # DTB misses
-system.cpu0.dtb.accesses                     21427533                       # DTB accesses
+system.cpu0.dtb.hits                         21242668                       # DTB hits
+system.cpu0.dtb.misses                           4971                       # DTB misses
+system.cpu0.dtb.accesses                     21247639                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -469,639 +480,639 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                     2296                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort                2296                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walkWaitTime::samples         2296                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0           2296    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total         2296                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walksPending::samples  57378111376                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     1.254717                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0   -14615152624    -25.47%    -25.47% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1    71993264000    125.47%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total  57378111376                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         1260     74.03%     74.03% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          442     25.97%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         1702                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                     2431                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort                2431                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walkWaitTime::samples         2431                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0           2431    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         2431                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walksPending::samples  56876140626                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     1.265790                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0   -15117125624    -26.58%    -26.58% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1    71993266250    126.58%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total  56876140626                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         1312     74.72%     74.72% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          444     25.28%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         1756                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         2296                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total         2296                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         2431                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total         2431                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         1702                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         1702                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total         3998                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    57357196                       # ITB inst hits
-system.cpu0.itb.inst_misses                      2296                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         1756                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         1756                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total         4187                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    56920666                       # ITB inst hits
+system.cpu0.itb.inst_misses                      2431                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                         170                       # Number of times complete TLB was flushed
-system.cpu0.itb.flush_tlb_mva                     344                       # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb                         171                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva                     362                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    1708                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    1759                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                57359492                       # ITB inst accesses
-system.cpu0.itb.hits                         57357196                       # DTB hits
-system.cpu0.itb.misses                           2296                       # DTB misses
-system.cpu0.itb.accesses                     57359492                       # DTB accesses
-system.cpu0.numCycles                        69413201                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                56923097                       # ITB inst accesses
+system.cpu0.itb.hits                         56920666                       # DTB hits
+system.cpu0.itb.misses                           2431                       # DTB misses
+system.cpu0.itb.accesses                     56923097                       # DTB accesses
+system.cpu0.numCycles                        68768248                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    3088                       # number of quiesce instructions executed
-system.cpu0.committedInsts                   55950800                       # Number of instructions committed
-system.cpu0.committedOps                     67895777                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses             59559088                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                  4429                       # Number of float alu accesses
-system.cpu0.num_func_calls                    5748539                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts      7418498                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                    59559088                       # number of integer instructions
-system.cpu0.num_fp_insts                         4429                       # number of float instructions
-system.cpu0.num_int_register_reads          109971177                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          41296104                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                3323                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes               1108                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           206667117                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           25287808                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     21990141                       # number of memory refs
-system.cpu0.num_load_insts                   12179891                       # Number of load instructions
-system.cpu0.num_store_insts                   9810250                       # Number of store instructions
-system.cpu0.num_idle_cycles              65532353.686303                       # Number of idle cycles
-system.cpu0.num_busy_cycles              3880847.313697                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.055909                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.944091                       # Percentage of idle cycles
-system.cpu0.Branches                         13556608                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                 2177      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 46939668     68.04%     68.05% # Class of executed instruction
-system.cpu0.op_class::IntMult                   49866      0.07%     68.12% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc              3817      0.01%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.12% # Class of executed instruction
-system.cpu0.op_class::MemRead                12179891     17.66%     85.78% # Class of executed instruction
-system.cpu0.op_class::MemWrite                9810250     14.22%    100.00% # Class of executed instruction
+system.cpu0.kern.inst.quiesce                    3086                       # number of quiesce instructions executed
+system.cpu0.committedInsts                   55456471                       # Number of instructions committed
+system.cpu0.committedOps                     67221308                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses             58995481                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                  4380                       # Number of float alu accesses
+system.cpu0.num_func_calls                    5787158                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts      7357632                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                    58995481                       # number of integer instructions
+system.cpu0.num_fp_insts                         4380                       # number of float instructions
+system.cpu0.num_int_register_reads          108779991                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          41129871                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads                3339                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes               1042                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           204568240                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           24713959                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     21830038                       # number of memory refs
+system.cpu0.num_load_insts                   12248052                       # Number of load instructions
+system.cpu0.num_store_insts                   9581986                       # Number of store instructions
+system.cpu0.num_idle_cycles              64949431.464966                       # Number of idle cycles
+system.cpu0.num_busy_cycles              3818816.535034                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.055532                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.944468                       # Percentage of idle cycles
+system.cpu0.Branches                         13461051                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass                 2178      0.00%      0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 46425629     67.96%     67.96% # Class of executed instruction
+system.cpu0.op_class::IntMult                   50781      0.07%     68.04% # Class of executed instruction
+system.cpu0.op_class::IntDiv                        0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc              3880      0.01%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.04% # Class of executed instruction
+system.cpu0.op_class::MemRead                12248052     17.93%     85.97% # Class of executed instruction
+system.cpu0.op_class::MemWrite                9581986     14.03%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                  68985669                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements           833415                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.996599                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           46053704                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           833927                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            55.225102                       # Average number of references to valid blocks.
+system.cpu0.op_class::total                  68312506                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements           833701                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.996712                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           45908567                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           834213                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            55.032188                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         23053500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   479.718128                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data    11.522887                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu2.data     5.743086                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu3.data    15.012497                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.936949                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.022506                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu2.data     0.011217                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu3.data     0.029321                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   482.062806                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data    11.552141                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu2.data     4.736312                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu3.data    13.645453                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.941529                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.022563                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu2.data     0.009251                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu3.data     0.026651                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          363                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        193158108                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       193158108                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     11428921                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data      3665380                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu2.data      4294725                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu3.data      6439389                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       25828415                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      9038925                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data      2620658                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu2.data      3331215                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu3.data      3935728                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      18926526                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       169435                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data        54580                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu2.data        74986                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu3.data        86424                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       385425                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       210127                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data        74901                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu2.data        77543                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu3.data        87725                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       450296                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       211418                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data        76881                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu2.data        80173                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu3.data        91598                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       460070                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     20467846                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data      6286038                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu2.data      7625940                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu3.data     10375117                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        44754941                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     20637281                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data      6340618                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu2.data      7700926                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu3.data     10461541                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       45140366                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       163054                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data        56550                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu2.data        94465                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu3.data       206057                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       520126                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       128070                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data        30037                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu2.data        97212                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu3.data      1098174                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1353493                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data        50296                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data        17954                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu2.data        32256                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu3.data        38131                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       138637                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         3902                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data         2617                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu2.data         3585                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu3.data         7920                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        18024                       # number of LoadLockedReq misses
+system.cpu0.dcache.tags.tag_accesses        193086181                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       193086181                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     11466813                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data      3604015                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu2.data      4048059                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu3.data      6693194                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       25812081                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      8805126                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data      2681872                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu2.data      3150720                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu3.data      4155645                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      18793363                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       178315                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data        56771                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu2.data        67457                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu3.data        85993                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       388536                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       216736                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data        75016                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu2.data        70705                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu3.data        88525                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       450982                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       217763                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data        76661                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu2.data        73616                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu3.data        92634                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       460674                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     20271939                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data      6285887                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu2.data      7198779                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu3.data     10848839                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        44605444                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     20450254                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data      6342658                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu2.data      7266236                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu3.data     10934832                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       44993980                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       170779                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data        51895                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu2.data        83860                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu3.data       219596                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       526130                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       112315                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data        34838                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu2.data       103940                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu3.data      1226727                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      1477820                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data        53930                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data        19459                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu2.data        19330                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu3.data        42725                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       135444                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         3695                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data         2338                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu2.data         3825                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu3.data         8068                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        17926                       # number of LoadLockedReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu3.data           25                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total           27                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       291124                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data        86587                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu2.data       191677                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu3.data      1304231                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       1873619                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       341420                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data       104541                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu2.data       223933                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu3.data      1342362                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      2012256                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   1025638000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu2.data   1410367000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu3.data   3709040500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total   6145045500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   1809360000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu2.data   6517744997                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu3.data  77695281478                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  86022386475                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data     36347500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data     49512000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data    113107500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    198967000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data       883000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       883000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data   2834998000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu2.data   7928111997                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu3.data  81404321978                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  92167431975                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data   2834998000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu2.data   7928111997                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu3.data  81404321978                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  92167431975                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     11591975                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data      3721930                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu2.data      4389190                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu3.data      6645446                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     26348541                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      9166995                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data      2650695                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu2.data      3428427                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu3.data      5033902                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     20280019                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       219731                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data        72534                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu2.data       107242                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu3.data       124555                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       524062                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       214029                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data        77518                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data        81128                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data        95645                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       468320                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       211420                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data        76881                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu2.data        80173                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu3.data        91623                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       460097                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     20758970                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data      6372625                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu2.data      7817617                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu3.data     11679348                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     46628560                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     20978701                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data      6445159                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu2.data      7924859                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu3.data     11803903                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     47152622                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014066                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.015194                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.021522                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu3.data     0.031007                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.019740                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013971                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.011332                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.028355                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu3.data     0.218156                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.066740                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.228898                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.247525                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.300778                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data     0.306138                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.264543                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.018231                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.033760                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.044189                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data     0.082806                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.038487                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_misses::cpu3.data           27                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data       283094                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data        86733                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu2.data       187800                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu3.data      1446323                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       2003950                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       337024                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data       106192                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu2.data       207130                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu3.data      1489048                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      2139394                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data    835936000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu2.data   1210061000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu3.data   3349862000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total   5395859000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   1273084500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu2.data   5046790496                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu3.data  61121830312                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  67441705308                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data     28644500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data     55618500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data    110733000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    194996000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data       615000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       615000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data   2109020500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu2.data   6256851496                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu3.data  64471692312                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  72837564308                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data   2109020500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu2.data   6256851496                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu3.data  64471692312                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  72837564308                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     11637592                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data      3655910                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu2.data      4131919                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu3.data      6912790                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     26338211                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      8917441                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data      2716710                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu2.data      3254660                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu3.data      5382372                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     20271183                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       232245                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data        76230                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu2.data        86787                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu3.data       128718                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       523980                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       220431                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data        77354                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data        74530                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data        96593                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       468908                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       217765                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data        76661                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu2.data        73616                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu3.data        92661                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       460703                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     20555033                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data      6372620                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu2.data      7386579                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu3.data     12295162                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     46609394                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     20787278                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data      6448850                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu2.data      7473366                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu3.data     12423880                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     47133374                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.014675                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.014195                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.020296                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu3.data     0.031767                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.019976                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012595                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.012824                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.031936                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu3.data     0.227916                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.072903                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.232212                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.255267                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.222729                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data     0.331927                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.258491                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.016763                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.030225                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.051322                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data     0.083526                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.038229                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000009                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data     0.000273                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000059                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.014024                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.013587                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu2.data     0.024519                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu3.data     0.111670                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.040182                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.016275                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.016220                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu2.data     0.028257                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu3.data     0.113722                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.042675                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 18136.834660                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14930.048166                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 18000.070369                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 11814.532440                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 60237.706828                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 67046.712309                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 70749.518271                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 63555.841423                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13888.995032                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 13810.878661                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 14281.250000                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11039.003551                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data        35320                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 32703.703704                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 32741.612482                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 41361.832651                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 62415.570538                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 49192.195412                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 27118.527659                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 35403.946703                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 60642.600117                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 45803.034989                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs       501934                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets        34859                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs            12379                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets            549                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.547217                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets    63.495446                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       692123                       # number of writebacks
-system.cpu0.dcache.writebacks::total           692123                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data           75                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data        15084                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data        94480                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       109639                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data        44242                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data      1010049                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      1054291                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         1596                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data         2333                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data         5503                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total         9432                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data           75                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu2.data        59326                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu3.data      1104529                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      1163930                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data           75                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu2.data        59326                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu3.data      1104529                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      1163930                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data        56475                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data        79381                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data       111577                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       247433                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        30037                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        52970                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data        88125                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       171132                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        17691                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data        22463                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data        28075                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total        68229                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         1021                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data         1252                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data         2417                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4690                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data           25                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data        86512                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu2.data       132351                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu3.data       199702                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       418565                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data       104203                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu2.data       154814                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu3.data       227777                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       486794                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         3539                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         5604                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data         8403                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        17546                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         2884                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         4346                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data         6631                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        13861                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data         6423                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data         9950                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data        15034                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        31407                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data    967480000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   1154731000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data   1737821000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3860032000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   1779323000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   3530687000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data   6386469938                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  11696479938                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    234355500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data    312434500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data    488593000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1035383000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     16564500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     21022000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     38674500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     76261000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       858000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       858000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   2746803000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data   4685418000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data   8124290938                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  15556511938                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   2981158500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data   4997852500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data   8612883938                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  16591894938                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    629109500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data   1118645000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data   1808848000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3556602500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data    629109500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data   1118645000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data   1808848000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3556602500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015174                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.018086                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016790                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009391                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.011332                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015450                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.017506                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008438                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.243899                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.209461                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.225402                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.130193                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.013171                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.015432                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.025271                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010015                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.000273                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.013576                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.016930                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data     0.017099                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.008977                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.016168                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.019535                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data     0.019297                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.010324                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17131.119965                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14546.692533                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15575.082678                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15600.312004                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 59237.706828                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66654.464791                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 72470.580857                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68347.707840                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 13247.159573                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 13908.850109                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 17403.134461                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15175.116153                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16223.800196                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 16790.734824                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 16001.034340                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16260.341151                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data        34320                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        34320                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 31750.543277                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 35401.455221                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 40682.070976                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37166.298993                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 28609.142731                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 32282.949216                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 37812.790308                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34084.016931                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 177764.764058                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 199615.453248                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 215262.168273                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202701.612903                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 97946.364627                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 112426.633166                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 120317.147798                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 113242.350431                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          1977299                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.446081                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           94017501                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1977811                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            47.536140                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      12783647500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   433.555541                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst    10.959616                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu2.inst    24.981248                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu3.inst    41.949675                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.846788                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.021406                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu2.inst     0.048791                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu3.inst     0.081933                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.998918                       # Average percentage of cache occupancy
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data     0.000291                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000063                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.013772                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.013610                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu2.data     0.025424                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu3.data     0.117634                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.042995                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.016213                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.016467                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu2.data     0.027716                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu3.data     0.119854                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.045390                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 16108.218518                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 14429.537324                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 15254.658555                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 10255.752381                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 36542.984672                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 48554.844102                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 49825.128421                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 45635.940309                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12251.710864                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14540.784314                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13724.962816                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10877.831083                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 22777.777778                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21206.896552                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 24316.240647                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 33316.568136                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 44576.275363                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 36346.996835                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 19860.446173                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 30207.364921                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 43297.255906                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 34045.886035                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs       335985                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets        31302                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs            12606                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets            672                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    26.652784                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    46.580357                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks       692418                       # number of writebacks
+system.cpu0.dcache.writebacks::total           692418                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data          104                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data         8524                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data       107233                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       115861                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data        47971                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data      1130213                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      1178184                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         1643                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data         2350                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data         5425                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total         9418                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data          104                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu2.data        56495                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu3.data      1237446                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      1294045                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data          104                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu2.data        56495                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu3.data      1237446                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      1294045                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data        51791                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data        75336                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data       112363                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       239490                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        34838                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        55969                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data        96514                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       187321                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        19125                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data        15868                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data        29717                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total        64710                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data          695                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data         1475                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data         2643                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         4813                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data           27                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total           27                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data        86629                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu2.data       131305                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu3.data       208877                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       426811                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data       105754                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu2.data       147173                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu3.data       238594                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       491521                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         3424                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         7115                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data         7790                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        18329                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         2828                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         5194                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data         6258                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        14280                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data         6252                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data        12309                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data        14048                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        32609                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data    782633000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   1020579500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data   1612658500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3415871000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   1238246500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   2646664500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data   4858846947                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8743757947                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    247386000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data    228071000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data    457589000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    933046000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data      8958000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     27255500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data     37981000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     74194500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       588000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       588000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   2020879500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data   3667244000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data   6471505447                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  12159628947                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   2268265500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data   3895315000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data   6929094447                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  13092674947                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    601507000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data   1484874500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data   1676185500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3762567000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data    601507000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data   1484874500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data   1676185500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3762567000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.014166                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.018233                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.016254                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009093                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.012824                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.017197                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.017931                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009241                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.250885                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.182838                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.230869                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.123497                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.008985                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.019791                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.027362                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010264                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.000291                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.013594                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.017776                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data     0.016989                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.009157                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.016399                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.019693                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data     0.019204                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.010428                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15111.370701                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13547.035946                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 14352.220037                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14263.104931                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35542.984672                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 47288.043381                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 50343.441853                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46677.937588                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 12935.215686                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 14373.014873                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 15398.223239                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14418.884253                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12889.208633                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 18478.305085                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 14370.412410                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15415.437357                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 21777.777778                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21777.777778                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 23327.979083                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 27929.203001                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 30982.374541                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 28489.492883                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21448.507858                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 26467.592561                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 29041.360835                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26637.061177                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 175673.773364                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 208696.345748                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 215171.437741                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 205279.447869                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 96210.332694                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 120633.235844                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 119318.443907                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 115384.311080                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1971000                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.470268                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           93100004                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1971512                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            47.222641                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      12494493500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   436.802699                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst    12.961360                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu2.inst    25.140810                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu3.inst    36.565400                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.853130                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.025315                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu2.inst     0.049103                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu3.inst     0.071417                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.998965                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          260                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses         98016418                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses        98016418                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     56629047                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     17886534                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu2.inst     10324474                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu3.inst      9177446                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       94017501                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     56629047                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     17886534                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu2.inst     10324474                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu3.inst      9177446                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        94017501                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     56629047                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     17886534                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu2.inst     10324474                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu3.inst      9177446                       # number of overall hits
-system.cpu0.icache.overall_hits::total       94017501                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       729851                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst       205937                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu2.inst       497244                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu3.inst       588038                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      2021070                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       729851                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst       205937                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu2.inst       497244                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu3.inst       588038                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       2021070                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       729851                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst       205937                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu2.inst       497244                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu3.inst       588038                       # number of overall misses
-system.cpu0.icache.overall_misses::total      2021070                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   2906684000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   7063507000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu3.inst   8486116487                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  18456307487                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst   2906684000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu2.inst   7063507000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu3.inst   8486116487                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  18456307487                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst   2906684000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu2.inst   7063507000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu3.inst   8486116487                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  18456307487                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     57358898                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     18092471                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu2.inst     10821718                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu3.inst      9765484                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     96038571                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     57358898                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     18092471                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu2.inst     10821718                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu3.inst      9765484                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     96038571                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     57358898                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     18092471                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu2.inst     10821718                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu3.inst      9765484                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     96038571                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012724                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.011382                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.045949                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu3.inst     0.060216                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.021044                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012724                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.011382                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu2.inst     0.045949                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu3.inst     0.060216                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.021044                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012724                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.011382                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu2.inst     0.045949                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu3.inst     0.060216                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.021044                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14114.433055                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14205.313689                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 14431.238265                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total  9131.948664                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14114.433055                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14205.313689                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 14431.238265                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total  9131.948664                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14114.433055                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14205.313689                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 14431.238265                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total  9131.948664                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs         7577                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses         97085384                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        97085384                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     56179314                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     17648655                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu2.inst      9977787                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu3.inst      9294248                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       93100004                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     56179314                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     17648655                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu2.inst      9977787                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu3.inst      9294248                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        93100004                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     56179314                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     17648655                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu2.inst      9977787                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu3.inst      9294248                       # number of overall hits
+system.cpu0.icache.overall_hits::total       93100004                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       743108                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst       211772                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu2.inst       473406                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu3.inst       585545                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      2013831                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       743108                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst       211772                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu2.inst       473406                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu3.inst       585545                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       2013831                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       743108                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst       211772                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu2.inst       473406                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu3.inst       585545                       # number of overall misses
+system.cpu0.icache.overall_misses::total      2013831                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   2898883500                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   6546923000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu3.inst   7956020485                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  17401826985                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst   2898883500                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu2.inst   6546923000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu3.inst   7956020485                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  17401826985                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst   2898883500                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu2.inst   6546923000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu3.inst   7956020485                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  17401826985                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     56922422                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     17860427                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu2.inst     10451193                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu3.inst      9879793                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     95113835                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     56922422                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     17860427                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu2.inst     10451193                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu3.inst      9879793                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     95113835                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     56922422                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     17860427                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu2.inst     10451193                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu3.inst      9879793                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     95113835                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.013055                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.011857                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.045297                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu3.inst     0.059267                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.021173                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.013055                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.011857                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu2.inst     0.045297                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu3.inst     0.059267                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.021173                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.013055                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.011857                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu2.inst     0.045297                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu3.inst     0.059267                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.021173                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13688.700584                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13829.404359                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 13587.376692                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  8641.155581                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13688.700584                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13829.404359                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 13587.376692                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  8641.155581                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13688.700584                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13829.404359                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 13587.376692                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  8641.155581                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs         4652                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs              331                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs              239                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    22.891239                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.464435                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1977299                       # number of writebacks
-system.cpu0.icache.writebacks::total          1977299                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst        43222                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total        43222                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu3.inst        43222                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total        43222                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu3.inst        43222                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total        43222                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       205937                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       497244                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst       544816                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      1247997                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst       205937                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu2.inst       497244                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu3.inst       544816                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      1247997                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst       205937                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu2.inst       497244                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu3.inst       544816                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      1247997                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   2700747000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   6566264000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst   7404656989                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  16671667989                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   2700747000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   6566264000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst   7404656989                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  16671667989                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   2700747000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   6566264000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst   7404656989                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  16671667989                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.011382                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.045949                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.055790                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012995                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.011382                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.045949                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst     0.055790                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.012995                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.011382                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.045949                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst     0.055790                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.012995                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13114.433055                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13205.315700                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13591.115145                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13358.740437                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13114.433055                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 13205.315700                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 13591.115145                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 13358.740437                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13114.433055                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 13205.315700                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 13591.115145                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 13358.740437                       # average overall mshr miss latency
+system.cpu0.icache.writebacks::writebacks      1971000                       # number of writebacks
+system.cpu0.icache.writebacks::total          1971000                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst        42282                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total        42282                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu3.inst        42282                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total        42282                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu3.inst        42282                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total        42282                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       211772                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       473406                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst       543263                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1228441                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst       211772                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu2.inst       473406                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu3.inst       543263                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1228441                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst       211772                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu2.inst       473406                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu3.inst       543263                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1228441                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   2687111500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   6073517000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst   7028549489                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  15789177989                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   2687111500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   6073517000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst   7028549489                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  15789177989                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   2687111500                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   6073517000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst   7028549489                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  15789177989                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.011857                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.045297                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.054987                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.012915                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.011857                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.045297                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst     0.054987                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.012915                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.011857                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.045297                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst     0.054987                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.012915                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12688.700584                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12829.404359                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12937.655406                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12853.021015                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12688.700584                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12829.404359                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 12937.655406                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12853.021015                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12688.700584                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12829.404359                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 12937.655406                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12853.021015                       # average overall mshr miss latency
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1131,55 +1142,61 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                     1898                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort                1898                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1          494                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         1404                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walkWaitTime::samples         1898                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0           1898    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total         1898                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples         1607                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 13317.672682                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 11568.146418                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  7309.305815                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-16383         1216     75.67%     75.67% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::16384-32767          390     24.27%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-147455            1      0.06%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total         1607                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walks                     2016                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort                2016                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1          564                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         1452                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walkWaitTime::samples         2016                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0           2016    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total         2016                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples         1645                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 12118.844985                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 10271.833283                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  6851.972198                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::2048-4095           15      0.91%      0.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::4096-6143          468     28.45%     29.36% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::6144-8191          121      7.36%     36.72% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::10240-12287          510     31.00%     67.72% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::12288-14335          106      6.44%     74.16% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::14336-16383           70      4.26%     78.42% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-18431           12      0.73%     79.15% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::22528-24575          321     19.51%     98.66% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::24576-26623           22      1.34%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total         1645                       # Table walker service (enqueue to completion) latency
 system.cpu1.dtb.walker.walksPending::samples   1000016000                       # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::0     1000016000    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::total   1000016000                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         1115     69.38%     69.38% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M          492     30.62%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         1607                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         1898                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkPageSizes::4K         1089     66.20%     66.20% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M          556     33.80%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         1645                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         2016                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         1898                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         1607                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         2016                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         1645                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         1607                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total         3505                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         1645                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total         3661                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                     3875521                       # DTB read hits
-system.cpu1.dtb.read_misses                      1673                       # DTB read misses
-system.cpu1.dtb.write_hits                    2730525                       # DTB write hits
-system.cpu1.dtb.write_misses                      225                       # DTB write misses
-system.cpu1.dtb.flush_tlb                         151                       # Number of times complete TLB was flushed
-system.cpu1.dtb.flush_tlb_mva                     137                       # Number of times TLB was flushed by MVA
+system.cpu1.dtb.read_hits                     3812918                       # DTB read hits
+system.cpu1.dtb.read_misses                      1745                       # DTB read misses
+system.cpu1.dtb.write_hits                    2796286                       # DTB write hits
+system.cpu1.dtb.write_misses                      271                       # DTB write misses
+system.cpu1.dtb.flush_tlb                         154                       # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva                     179                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    1104                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_entries                    1302                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   238                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                   243                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                       65                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                 3877194                       # DTB read accesses
-system.cpu1.dtb.write_accesses                2730750                       # DTB write accesses
+system.cpu1.dtb.perms_faults                       87                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                 3814663                       # DTB read accesses
+system.cpu1.dtb.write_accesses                2796557                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                          6606046                       # DTB hits
-system.cpu1.dtb.misses                           1898                       # DTB misses
-system.cpu1.dtb.accesses                      6607944                       # DTB accesses
+system.cpu1.dtb.hits                          6609204                       # DTB hits
+system.cpu1.dtb.misses                           2016                       # DTB misses
+system.cpu1.dtb.accesses                      6611220                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1209,134 +1226,134 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                      937                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                 937                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1          181                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2          756                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples          937                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0            937    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total          937                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples          679                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 12754.050074                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 11061.595827                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  6405.303661                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::4096-6143          193     28.42%     28.42% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::6144-8191            2      0.29%     28.72% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::10240-12287          178     26.22%     54.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::12288-14335           59      8.69%     63.62% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::14336-16383          121     17.82%     81.44% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::22528-24575          122     17.97%     99.41% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::24576-26623            4      0.59%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total          679                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walks                     1033                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                1033                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1          205                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2          828                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples         1033                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0           1033    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         1033                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples          765                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 12816.993464                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 10782.034364                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  7152.863364                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::4096-6143          258     33.73%     33.73% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::10240-12287          199     26.01%     59.74% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::12288-14335           58      7.58%     67.32% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::14336-16383           58      7.58%     74.90% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-18431            1      0.13%     75.03% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::22528-24575          183     23.92%     98.95% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::24576-26623            8      1.05%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total          765                       # Table walker service (enqueue to completion) latency
 system.cpu1.itb.walker.walksPending::samples   1000000500                       # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::0     1000000500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::total   1000000500                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K          498     73.34%     73.34% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          181     26.66%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total          679                       # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::4K          560     73.20%     73.20% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          205     26.80%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total          765                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst          937                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total          937                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         1033                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         1033                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          679                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total          679                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total         1616                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    18092471                       # ITB inst hits
-system.cpu1.itb.inst_misses                       937                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          765                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total          765                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         1798                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    17860427                       # ITB inst hits
+system.cpu1.itb.inst_misses                      1033                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                         151                       # Number of times complete TLB was flushed
-system.cpu1.itb.flush_tlb_mva                     137                       # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb                         154                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva                     179                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                     710                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                     792                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                18093408                       # ITB inst accesses
-system.cpu1.itb.hits                         18092471                       # DTB hits
-system.cpu1.itb.misses                            937                       # DTB misses
-system.cpu1.itb.accesses                     18093408                       # DTB accesses
-system.cpu1.numCycles                       144009903                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                17861460                       # ITB inst accesses
+system.cpu1.itb.hits                         17860427                       # DTB hits
+system.cpu1.itb.misses                           1033                       # DTB misses
+system.cpu1.itb.accesses                     17861460                       # DTB accesses
+system.cpu1.numCycles                       143797366                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   17421457                       # Number of instructions committed
-system.cpu1.committedOps                     20899652                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             18577744                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                  1420                       # Number of float alu accesses
-system.cpu1.num_func_calls                    1993615                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      2230860                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    18577744                       # number of integer instructions
-system.cpu1.num_fp_insts                         1420                       # number of float instructions
-system.cpu1.num_int_register_reads           34369524                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          13035923                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                1160                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                260                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads            76091406                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes            7577340                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                      6800165                       # number of memory refs
-system.cpu1.num_load_insts                    3918117                       # Number of load instructions
-system.cpu1.num_store_insts                   2882048                       # Number of store instructions
-system.cpu1.num_idle_cycles              136636530.804008                       # Number of idle cycles
-system.cpu1.num_busy_cycles              7373372.195992                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.051200                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.948800                       # Percentage of idle cycles
-system.cpu1.Branches                          4337141                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                   23      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 14685999     68.30%     68.30% # Class of executed instruction
-system.cpu1.op_class::IntMult                   16352      0.08%     68.37% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.37% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc               955      0.00%     68.38% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.38% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.38% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.38% # Class of executed instruction
-system.cpu1.op_class::MemRead                 3918117     18.22%     86.60% # Class of executed instruction
-system.cpu1.op_class::MemWrite                2882048     13.40%    100.00% # Class of executed instruction
+system.cpu1.committedInsts                   17268414                       # Number of instructions committed
+system.cpu1.committedOps                     20827213                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             18584422                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                  1582                       # Number of float alu accesses
+system.cpu1.num_func_calls                    1992181                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      2177842                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    18584422                       # number of integer instructions
+system.cpu1.num_fp_insts                         1582                       # number of float instructions
+system.cpu1.num_int_register_reads           34435383                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          13029372                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads                1129                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes                454                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads            75826477                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes            7417953                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                      6811480                       # number of memory refs
+system.cpu1.num_load_insts                    3856412                       # Number of load instructions
+system.cpu1.num_store_insts                   2955068                       # Number of store instructions
+system.cpu1.num_idle_cycles              136802879.005961                       # Number of idle cycles
+system.cpu1.num_busy_cycles              6994486.994039                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.048641                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.951359                       # Percentage of idle cycles
+system.cpu1.Branches                          4283216                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass                   49      0.00%      0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 14611363     68.15%     68.15% # Class of executed instruction
+system.cpu1.op_class::IntMult                   16029      0.07%     68.23% # Class of executed instruction
+system.cpu1.op_class::IntDiv                        0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc               979      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.23% # Class of executed instruction
+system.cpu1.op_class::MemRead                 3856412     17.99%     86.22% # Class of executed instruction
+system.cpu1.op_class::MemWrite                2955068     13.78%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  21503494                       # Class of executed instruction
-system.cpu2.branchPred.lookups                5770264                       # Number of BP lookups
-system.cpu2.branchPred.condPredicted          2970192                       # Number of conditional branches predicted
-system.cpu2.branchPred.condIncorrect           504477                       # Number of conditional branches incorrect
-system.cpu2.branchPred.BTBLookups             3340147                       # Number of BTB lookups
-system.cpu2.branchPred.BTBHits                1745677                       # Number of BTB hits
+system.cpu1.op_class::total                  21439900                       # Class of executed instruction
+system.cpu2.branchPred.lookups                5566129                       # Number of BP lookups
+system.cpu2.branchPred.condPredicted          2825980                       # Number of conditional branches predicted
+system.cpu2.branchPred.condIncorrect           493463                       # Number of conditional branches incorrect
+system.cpu2.branchPred.BTBLookups             3182486                       # Number of BTB lookups
+system.cpu2.branchPred.BTBHits                1660276                       # Number of BTB hits
 system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu2.branchPred.BTBHitPct            52.263478                       # BTB Hit Percentage
-system.cpu2.branchPred.usedRAS                1611184                       # Number of times the RAS was used to get a target.
-system.cpu2.branchPred.RASInCorrect            331954                       # Number of incorrect RAS predictions.
-system.cpu2.branchPred.indirectLookups         670735                       # Number of indirect predictor lookups.
-system.cpu2.branchPred.indirectHits            637081                       # Number of indirect target hits.
-system.cpu2.branchPred.indirectMisses           33654                       # Number of indirect misses.
-system.cpu2.branchPredindirectMispredicted        21230                       # Number of mispredicted indirect branches.
+system.cpu2.branchPred.BTBHitPct            52.169153                       # BTB Hit Percentage
+system.cpu2.branchPred.usedRAS                1582499                       # Number of times the RAS was used to get a target.
+system.cpu2.branchPred.RASInCorrect            327011                       # Number of incorrect RAS predictions.
+system.cpu2.branchPred.indirectLookups         671898                       # Number of indirect predictor lookups.
+system.cpu2.branchPred.indirectHits            638941                       # Number of indirect target hits.
+system.cpu2.branchPred.indirectMisses           32957                       # Number of indirect misses.
+system.cpu2.branchPredindirectMispredicted        21982                       # Number of mispredicted indirect branches.
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1366,60 +1383,57 @@ system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu2.dtb.walker.walks                    12712                       # Table walker walks requested
-system.cpu2.dtb.walker.walksShort               12712                       # Table walker walks initiated with short descriptors
-system.cpu2.dtb.walker.walksShortTerminationLevel::Level1         8004                       # Level at which table walker walks with short descriptors terminate
-system.cpu2.dtb.walker.walksShortTerminationLevel::Level2         4708                       # Level at which table walker walks with short descriptors terminate
-system.cpu2.dtb.walker.walkWaitTime::samples        12712                       # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkWaitTime::0          12712    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkWaitTime::total        12712                       # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkCompletionTime::samples         2182                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::mean 12059.578368                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::gmean 10400.362655                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::stdev  6359.555797                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::2048-4095           13      0.60%      0.60% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::4096-6143          665     30.48%     31.07% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::6144-8191            1      0.05%     31.12% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::10240-12287          773     35.43%     66.54% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::12288-14335          182      8.34%     74.89% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::14336-16383          171      7.84%     82.72% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::22528-24575          366     16.77%     99.50% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::24576-26623           11      0.50%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::total         2182                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walksPending::samples   2000052000                       # Table walker pending requests distribution
-system.cpu2.dtb.walker.walksPending::0     2000052000    100.00%    100.00% # Table walker pending requests distribution
-system.cpu2.dtb.walker.walksPending::total   2000052000                       # Table walker pending requests distribution
-system.cpu2.dtb.walker.walkPageSizes::4K         1365     62.56%     62.56% # Table walker page sizes translated
-system.cpu2.dtb.walker.walkPageSizes::1M          817     37.44%    100.00% # Table walker page sizes translated
-system.cpu2.dtb.walker.walkPageSizes::total         2182                       # Table walker page sizes translated
-system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        12712                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walks                    11822                       # Table walker walks requested
+system.cpu2.dtb.walker.walksShort               11822                       # Table walker walks initiated with short descriptors
+system.cpu2.dtb.walker.walksShortTerminationLevel::Level1         7337                       # Level at which table walker walks with short descriptors terminate
+system.cpu2.dtb.walker.walksShortTerminationLevel::Level2         4485                       # Level at which table walker walks with short descriptors terminate
+system.cpu2.dtb.walker.walkWaitTime::samples        11822                       # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkWaitTime::0          11822    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkWaitTime::total        11822                       # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkCompletionTime::samples         2048                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::mean 12710.205078                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::gmean 10939.246339                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::stdev  6922.657260                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::0-8191          574     28.03%     28.03% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::8192-16383         1046     51.07%     79.10% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::16384-24575          414     20.21%     99.32% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::24576-32767           12      0.59%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::81920-90111            2      0.10%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::total         2048                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walksPending::samples   2000043000                       # Table walker pending requests distribution
+system.cpu2.dtb.walker.walksPending::0     2000043000    100.00%    100.00% # Table walker pending requests distribution
+system.cpu2.dtb.walker.walksPending::total   2000043000                       # Table walker pending requests distribution
+system.cpu2.dtb.walker.walkPageSizes::4K         1270     62.01%     62.01% # Table walker page sizes translated
+system.cpu2.dtb.walker.walkPageSizes::1M          778     37.99%    100.00% # Table walker page sizes translated
+system.cpu2.dtb.walker.walkPageSizes::total         2048                       # Table walker page sizes translated
+system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        11822                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        12712                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data         2182                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        11822                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data         2048                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Completed::total         2182                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin::total        14894                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Completed::total         2048                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin::total        13870                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu2.dtb.read_hits                     4621518                       # DTB read hits
-system.cpu2.dtb.read_misses                     11435                       # DTB read misses
-system.cpu2.dtb.write_hits                    3537262                       # DTB write hits
-system.cpu2.dtb.write_misses                     1277                       # DTB write misses
-system.cpu2.dtb.flush_tlb                         153                       # Number of times complete TLB was flushed
-system.cpu2.dtb.flush_tlb_mva                     162                       # Number of times TLB was flushed by MVA
+system.cpu2.dtb.read_hits                     4336552                       # DTB read hits
+system.cpu2.dtb.read_misses                     10662                       # DTB read misses
+system.cpu2.dtb.write_hits                    3355101                       # DTB write hits
+system.cpu2.dtb.write_misses                     1160                       # DTB write misses
+system.cpu2.dtb.flush_tlb                         152                       # Number of times complete TLB was flushed
+system.cpu2.dtb.flush_tlb_mva                     151                       # Number of times TLB was flushed by MVA
 system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu2.dtb.flush_entries                    1476                       # Number of entries that have been flushed from TLB
-system.cpu2.dtb.align_faults                      227                       # Number of TLB faults due to alignment restrictions
-system.cpu2.dtb.prefetch_faults                   324                       # Number of TLB faults due to prefetch
+system.cpu2.dtb.flush_entries                    1478                       # Number of entries that have been flushed from TLB
+system.cpu2.dtb.align_faults                      270                       # Number of TLB faults due to alignment restrictions
+system.cpu2.dtb.prefetch_faults                   314                       # Number of TLB faults due to prefetch
 system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu2.dtb.perms_faults                      121                       # Number of TLB faults due to permissions restrictions
-system.cpu2.dtb.read_accesses                 4632953                       # DTB read accesses
-system.cpu2.dtb.write_accesses                3538539                       # DTB write accesses
+system.cpu2.dtb.perms_faults                      127                       # Number of TLB faults due to permissions restrictions
+system.cpu2.dtb.read_accesses                 4347214                       # DTB read accesses
+system.cpu2.dtb.write_accesses                3356261                       # DTB write accesses
 system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu2.dtb.hits                          8158780                       # DTB hits
-system.cpu2.dtb.misses                          12712                       # DTB misses
-system.cpu2.dtb.accesses                      8171492                       # DTB accesses
+system.cpu2.dtb.hits                          7691653                       # DTB hits
+system.cpu2.dtb.misses                          11822                       # DTB misses
+system.cpu2.dtb.accesses                      7703475                       # DTB accesses
 system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1449,122 +1463,120 @@ system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu2.itb.walker.walks                     1416                       # Table walker walks requested
-system.cpu2.itb.walker.walksShort                1416                       # Table walker walks initiated with short descriptors
-system.cpu2.itb.walker.walksShortTerminationLevel::Level1          256                       # Level at which table walker walks with short descriptors terminate
-system.cpu2.itb.walker.walksShortTerminationLevel::Level2         1160                       # Level at which table walker walks with short descriptors terminate
-system.cpu2.itb.walker.walkWaitTime::samples         1416                       # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkWaitTime::0           1416    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkWaitTime::total         1416                       # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkCompletionTime::samples          870                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::mean 12294.252874                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::gmean 10677.468386                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::stdev  6303.110021                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::4096-6143          282     32.41%     32.41% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::6144-8191            1      0.11%     32.53% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::10240-12287          251     28.85%     61.38% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::12288-14335           36      4.14%     65.52% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::14336-16383          152     17.47%     82.99% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::16384-18431            1      0.11%     83.10% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::22528-24575          145     16.67%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::24576-26623            2      0.23%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::total          870                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walksPending::samples   2000037500                       # Table walker pending requests distribution
-system.cpu2.itb.walker.walksPending::0     2000037500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu2.itb.walker.walksPending::total   2000037500                       # Table walker pending requests distribution
-system.cpu2.itb.walker.walkPageSizes::4K          614     70.57%     70.57% # Table walker page sizes translated
-system.cpu2.itb.walker.walkPageSizes::1M          256     29.43%    100.00% # Table walker page sizes translated
-system.cpu2.itb.walker.walkPageSizes::total          870                       # Table walker page sizes translated
+system.cpu2.itb.walker.walks                     1331                       # Table walker walks requested
+system.cpu2.itb.walker.walksShort                1331                       # Table walker walks initiated with short descriptors
+system.cpu2.itb.walker.walksShortTerminationLevel::Level1          253                       # Level at which table walker walks with short descriptors terminate
+system.cpu2.itb.walker.walksShortTerminationLevel::Level2         1078                       # Level at which table walker walks with short descriptors terminate
+system.cpu2.itb.walker.walkWaitTime::samples         1331                       # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkWaitTime::0           1331    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkWaitTime::total         1331                       # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkCompletionTime::samples          850                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::mean 12864.705882                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::gmean 11157.048638                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::stdev  6541.427390                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::4096-6143          256     30.12%     30.12% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::10240-12287          237     27.88%     58.00% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::12288-14335           63      7.41%     65.41% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::14336-16383          116     13.65%     79.06% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::22528-24575          176     20.71%     99.76% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::24576-26623            2      0.24%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::total          850                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walksPending::samples   2000028500                       # Table walker pending requests distribution
+system.cpu2.itb.walker.walksPending::0     2000028500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu2.itb.walker.walksPending::total   2000028500                       # Table walker pending requests distribution
+system.cpu2.itb.walker.walkPageSizes::4K          607     71.41%     71.41% # Table walker page sizes translated
+system.cpu2.itb.walker.walkPageSizes::1M          243     28.59%    100.00% # Table walker page sizes translated
+system.cpu2.itb.walker.walkPageSizes::total          850                       # Table walker page sizes translated
 system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         1416                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Requested::total         1416                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst         1331                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Requested::total         1331                       # Table walker requests started/completed, data/inst
 system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          870                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Completed::total          870                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin::total         2286                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.inst_hits                    10823576                       # ITB inst hits
-system.cpu2.itb.inst_misses                      1416                       # ITB inst misses
+system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst          850                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Completed::total          850                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin::total         2181                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.inst_hits                    10452986                       # ITB inst hits
+system.cpu2.itb.inst_misses                      1331                       # ITB inst misses
 system.cpu2.itb.read_hits                           0                       # DTB read hits
 system.cpu2.itb.read_misses                         0                       # DTB read misses
 system.cpu2.itb.write_hits                          0                       # DTB write hits
 system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.itb.flush_tlb                         153                       # Number of times complete TLB was flushed
-system.cpu2.itb.flush_tlb_mva                     162                       # Number of times TLB was flushed by MVA
+system.cpu2.itb.flush_tlb                         152                       # Number of times complete TLB was flushed
+system.cpu2.itb.flush_tlb_mva                     151                       # Number of times TLB was flushed by MVA
 system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu2.itb.flush_entries                     879                       # Number of entries that have been flushed from TLB
+system.cpu2.itb.flush_entries                     885                       # Number of entries that have been flushed from TLB
 system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu2.itb.perms_faults                     1762                       # Number of TLB faults due to permissions restrictions
+system.cpu2.itb.perms_faults                     1709                       # Number of TLB faults due to permissions restrictions
 system.cpu2.itb.read_accesses                       0                       # DTB read accesses
 system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.inst_accesses                10824992                       # ITB inst accesses
-system.cpu2.itb.hits                         10823576                       # DTB hits
-system.cpu2.itb.misses                           1416                       # DTB misses
-system.cpu2.itb.accesses                     10824992                       # DTB accesses
-system.cpu2.numCycles                      1395003781                       # number of cpu cycles simulated
+system.cpu2.itb.inst_accesses                10454317                       # ITB inst accesses
+system.cpu2.itb.hits                         10452986                       # DTB hits
+system.cpu2.itb.misses                           1331                       # DTB misses
+system.cpu2.itb.accesses                     10454317                       # DTB accesses
+system.cpu2.numCycles                       141973763                       # number of cpu cycles simulated
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                   20361751                       # Number of instructions committed
-system.cpu2.committedOps                     24653563                       # Number of ops (including micro ops) committed
-system.cpu2.discardedOps                      1458677                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu2.numFetchSuspends                      555                       # Number of times Execute suspended instruction fetching
-system.cpu2.quiesceCycles                  4254696736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu2.cpi                             68.510993                       # CPI: cycles per instruction
-system.cpu2.ipc                              0.014596                       # IPC: instructions per cycle
-system.cpu2.op_class_0::No_OpClass                 53      0.00%      0.00% # Class of committed instruction
-system.cpu2.op_class_0::IntAlu               16404326     66.54%     66.54% # Class of committed instruction
-system.cpu2.op_class_0::IntMult                 20837      0.08%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::IntDiv                      0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatAdd                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatCmp                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatCvt                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatMult                   0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatDiv                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::FloatSqrt                   0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdAdd                     0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdAlu                     0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdCmp                     0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdCvt                     0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdMisc                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdMult                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdShift                   0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdSqrt                    0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     66.62% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMisc            1376      0.01%     66.63% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMult               0      0.00%     66.63% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     66.63% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     66.63% # Class of committed instruction
-system.cpu2.op_class_0::MemRead               4532751     18.39%     85.02% # Class of committed instruction
-system.cpu2.op_class_0::MemWrite              3694220     14.98%    100.00% # Class of committed instruction
+system.cpu2.committedInsts                   19207375                       # Number of instructions committed
+system.cpu2.committedOps                     23288496                       # Number of ops (including micro ops) committed
+system.cpu2.discardedOps                      1385563                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu2.numFetchSuspends                      546                       # Number of times Execute suspended instruction fetching
+system.cpu2.quiesceCycles                       36865                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu2.cpi                              7.391628                       # CPI: cycles per instruction
+system.cpu2.ipc                              0.135288                       # IPC: instructions per cycle
+system.cpu2.op_class_0::No_OpClass                 48      0.00%      0.00% # Class of committed instruction
+system.cpu2.op_class_0::IntAlu               15543125     66.74%     66.74% # Class of committed instruction
+system.cpu2.op_class_0::IntMult                 18693      0.08%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::IntDiv                      0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatAdd                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatCmp                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatCvt                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatMult                   0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatDiv                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::FloatSqrt                   0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdAdd                     0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdAlu                     0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdCmp                     0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdCvt                     0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdMisc                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdMult                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdShift                   0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdSqrt                    0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     66.82% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMisc            1356      0.01%     66.83% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMult               0      0.00%     66.83% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     66.83% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     66.83% # Class of committed instruction
+system.cpu2.op_class_0::MemRead               4252165     18.26%     85.09% # Class of committed instruction
+system.cpu2.op_class_0::MemWrite              3473109     14.91%    100.00% # Class of committed instruction
 system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu2.op_class_0::total                24653563                       # Class of committed instruction
+system.cpu2.op_class_0::total                23288496                       # Class of committed instruction
 system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu2.tickCycles                       42378126                       # Number of cycles that the object actually ticked
-system.cpu2.idleCycles                     1352625655                       # Total number of cycles that the object has spent stopped
-system.cpu3.branchPred.lookups               13252062                       # Number of BP lookups
-system.cpu3.branchPred.condPredicted          7208218                       # Number of conditional branches predicted
-system.cpu3.branchPred.condIncorrect           300007                       # Number of conditional branches incorrect
-system.cpu3.branchPred.BTBLookups             8273793                       # Number of BTB lookups
-system.cpu3.branchPred.BTBHits                4241536                       # Number of BTB hits
+system.cpu2.tickCycles                       41357618                       # Number of cycles that the object actually ticked
+system.cpu2.idleCycles                      100616145                       # Total number of cycles that the object has spent stopped
+system.cpu3.branchPred.lookups               13553669                       # Number of BP lookups
+system.cpu3.branchPred.condPredicted          7461566                       # Number of conditional branches predicted
+system.cpu3.branchPred.condIncorrect           296736                       # Number of conditional branches incorrect
+system.cpu3.branchPred.BTBLookups             8400668                       # Number of BTB lookups
+system.cpu3.branchPred.BTBHits                4438644                       # Number of BTB hits
 system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu3.branchPred.BTBHitPct            51.264710                       # BTB Hit Percentage
-system.cpu3.branchPred.usedRAS                3096631                       # Number of times the RAS was used to get a target.
-system.cpu3.branchPred.RASInCorrect             16788                       # Number of incorrect RAS predictions.
-system.cpu3.branchPred.indirectLookups        2038250                       # Number of indirect predictor lookups.
-system.cpu3.branchPred.indirectHits           1978281                       # Number of indirect target hits.
-system.cpu3.branchPred.indirectMisses           59969                       # Number of indirect misses.
-system.cpu3.branchPredindirectMispredicted        18256                       # Number of mispredicted indirect branches.
+system.cpu3.branchPred.BTBHitPct            52.836798                       # BTB Hit Percentage
+system.cpu3.branchPred.usedRAS                3086842                       # Number of times the RAS was used to get a target.
+system.cpu3.branchPred.RASInCorrect             16263                       # Number of incorrect RAS predictions.
+system.cpu3.branchPred.indirectLookups        2014355                       # Number of indirect predictor lookups.
+system.cpu3.branchPred.indirectHits           1952666                       # Number of indirect target hits.
+system.cpu3.branchPred.indirectMisses           61689                       # Number of indirect misses.
+system.cpu3.branchPredindirectMispredicted        18072                       # Number of mispredicted indirect branches.
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1594,84 +1606,89 @@ system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu3.dtb.walker.walks                    33989                       # Table walker walks requested
-system.cpu3.dtb.walker.walksShort               33989                       # Table walker walks initiated with short descriptors
-system.cpu3.dtb.walker.walksShortTerminationLevel::Level1        11190                       # Level at which table walker walks with short descriptors terminate
-system.cpu3.dtb.walker.walksShortTerminationLevel::Level2         8109                       # Level at which table walker walks with short descriptors terminate
-system.cpu3.dtb.walker.walksSquashedBefore        14690                       # Table walks squashed before starting
-system.cpu3.dtb.walker.walkWaitTime::samples        19299                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::mean   517.177056                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::stdev  3689.691447                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::0-16383        19111     99.03%     99.03% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::16384-32767          146      0.76%     99.78% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::32768-49151           30      0.16%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::49152-65535            4      0.02%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::65536-81919            3      0.02%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::81920-98303            2      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::98304-114687            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::114688-131071            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::147456-163839            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::total        19299                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkCompletionTime::samples         6381                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::mean 13105.939508                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::gmean 10791.784480                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::stdev  9136.863267                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::0-32767         6254     98.01%     98.01% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::32768-65535          124      1.94%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::65536-98303            1      0.02%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::131072-163839            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::360448-393215            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::total         6381                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walksPending::samples  -8047359064                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::mean     0.134723                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::0-1  -8096058564    100.61%    100.61% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::2-3     33943000     -0.42%    100.18% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::4-5      7702500     -0.10%    100.09% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::6-7      2846000     -0.04%    100.05% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::8-9      1530000     -0.02%    100.03% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::10-11       743500     -0.01%    100.02% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::12-13       398000     -0.00%    100.02% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::14-15       810000     -0.01%    100.01% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::16-17       216000     -0.00%    100.01% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::18-19       164500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::20-21        85000     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::22-23        84500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::24-25        64500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::26-27        35000     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::28-29        17500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::30-31        59500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::total  -8047359064                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walkPageSizes::4K         1874     70.21%     70.21% # Table walker page sizes translated
-system.cpu3.dtb.walker.walkPageSizes::1M          795     29.79%    100.00% # Table walker page sizes translated
-system.cpu3.dtb.walker.walkPageSizes::total         2669                       # Table walker page sizes translated
-system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data        33989                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walks                    34281                       # Table walker walks requested
+system.cpu3.dtb.walker.walksShort               34281                       # Table walker walks initiated with short descriptors
+system.cpu3.dtb.walker.walksShortTerminationLevel::Level1        10962                       # Level at which table walker walks with short descriptors terminate
+system.cpu3.dtb.walker.walksShortTerminationLevel::Level2         8120                       # Level at which table walker walks with short descriptors terminate
+system.cpu3.dtb.walker.walksSquashedBefore        15199                       # Table walks squashed before starting
+system.cpu3.dtb.walker.walkWaitTime::samples        19082                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::mean   497.143905                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::stdev  3025.740716                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::0-8191        18625     97.61%     97.61% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::8192-16383          304      1.59%     99.20% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::16384-24575           96      0.50%     99.70% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::24576-32767           29      0.15%     99.85% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::32768-40959            9      0.05%     99.90% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::40960-49151           16      0.08%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::49152-57343            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::65536-73727            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::total        19082                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkCompletionTime::samples         6403                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::mean 11721.380603                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::gmean  9562.982056                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::stdev  7657.065586                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::0-8191         2445     38.19%     38.19% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::8192-16383         2784     43.48%     81.66% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::16384-24575          982     15.34%     97.00% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::24576-32767           97      1.51%     98.52% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::32768-40959           43      0.67%     99.19% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::40960-49151           36      0.56%     99.75% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::49152-57343           11      0.17%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::57344-65535            1      0.02%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::65536-73727            1      0.02%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::81920-90111            3      0.05%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::total         6403                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walksPending::samples  -8551346564                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::mean     0.449587                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::stdev     0.363024                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::0-1  -8598250064    100.55%    100.55% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::2-3     33569000     -0.39%    100.16% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::4-5      6441000     -0.08%    100.08% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::6-7      2603000     -0.03%    100.05% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::8-9      1836000     -0.02%    100.03% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::10-11       609000     -0.01%    100.02% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::12-13       358000     -0.00%    100.02% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::14-15       901500     -0.01%    100.01% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::16-17       248500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::18-19        75500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::20-21        42000     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::22-23        21500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::24-25        24500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::26-27        20500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::28-29         9000     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::30-31       144500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::total  -8551346564                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walkPageSizes::4K         1841     71.89%     71.89% # Table walker page sizes translated
+system.cpu3.dtb.walker.walkPageSizes::1M          720     28.11%    100.00% # Table walker page sizes translated
+system.cpu3.dtb.walker.walkPageSizes::total         2561                       # Table walker page sizes translated
+system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data        34281                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Requested::total        33989                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data         2669                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Requested::total        34281                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data         2561                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Completed::total         2669                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin::total        36658                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Completed::total         2561                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin::total        36842                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu3.dtb.read_hits                     7187448                       # DTB read hits
-system.cpu3.dtb.read_misses                     29423                       # DTB read misses
-system.cpu3.dtb.write_hits                    5346423                       # DTB write hits
-system.cpu3.dtb.write_misses                     4566                       # DTB write misses
-system.cpu3.dtb.flush_tlb                         162                       # Number of times complete TLB was flushed
-system.cpu3.dtb.flush_tlb_mva                     274                       # Number of times TLB was flushed by MVA
+system.cpu3.dtb.read_hits                     7461875                       # DTB read hits
+system.cpu3.dtb.read_misses                     28710                       # DTB read misses
+system.cpu3.dtb.write_hits                    5703324                       # DTB write hits
+system.cpu3.dtb.write_misses                     5571                       # DTB write misses
+system.cpu3.dtb.flush_tlb                         157                       # Number of times complete TLB was flushed
+system.cpu3.dtb.flush_tlb_mva                     225                       # Number of times TLB was flushed by MVA
 system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu3.dtb.flush_entries                    1921                       # Number of entries that have been flushed from TLB
-system.cpu3.dtb.align_faults                      451                       # Number of TLB faults due to alignment restrictions
-system.cpu3.dtb.prefetch_faults                   735                       # Number of TLB faults due to prefetch
+system.cpu3.dtb.flush_entries                    1703                       # Number of entries that have been flushed from TLB
+system.cpu3.dtb.align_faults                      376                       # Number of TLB faults due to alignment restrictions
+system.cpu3.dtb.prefetch_faults                   690                       # Number of TLB faults due to prefetch
 system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu3.dtb.perms_faults                      408                       # Number of TLB faults due to permissions restrictions
-system.cpu3.dtb.read_accesses                 7216871                       # DTB read accesses
-system.cpu3.dtb.write_accesses                5350989                       # DTB write accesses
+system.cpu3.dtb.perms_faults                      330                       # Number of TLB faults due to permissions restrictions
+system.cpu3.dtb.read_accesses                 7490585                       # DTB read accesses
+system.cpu3.dtb.write_accesses                5708895                       # DTB write accesses
 system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu3.dtb.hits                         12533871                       # DTB hits
-system.cpu3.dtb.misses                          33989                       # DTB misses
-system.cpu3.dtb.accesses                     12567860                       # DTB accesses
+system.cpu3.dtb.hits                         13165199                       # DTB hits
+system.cpu3.dtb.misses                          34281                       # DTB misses
+system.cpu3.dtb.accesses                     13199480                       # DTB accesses
 system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1701,388 +1718,383 @@ system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu3.itb.walker.walks                     4586                       # Table walker walks requested
-system.cpu3.itb.walker.walksShort                4586                       # Table walker walks initiated with short descriptors
-system.cpu3.itb.walker.walksShortTerminationLevel::Level1         1476                       # Level at which table walker walks with short descriptors terminate
-system.cpu3.itb.walker.walksShortTerminationLevel::Level2         2630                       # Level at which table walker walks with short descriptors terminate
-system.cpu3.itb.walker.walksSquashedBefore          480                       # Table walks squashed before starting
-system.cpu3.itb.walker.walkWaitTime::samples         4106                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::mean  1386.751096                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::stdev  5919.935544                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::0-8191         3869     94.23%     94.23% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::8192-16383          140      3.41%     97.64% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::16384-24575           51      1.24%     98.88% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::24576-32767           18      0.44%     99.32% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::32768-40959            9      0.22%     99.54% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::40960-49151            8      0.19%     99.73% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::49152-57343            3      0.07%     99.81% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::57344-65535            2      0.05%     99.85% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::65536-73727            1      0.02%     99.88% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::73728-81919            1      0.02%     99.90% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::81920-90111            2      0.05%     99.95% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::90112-98303            1      0.02%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::106496-114687            1      0.02%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::total         4106                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkCompletionTime::samples         1793                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::mean 12167.875070                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::gmean  9929.586957                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::stdev  7490.636626                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::0-4095           25      1.39%      1.39% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::4096-8191          685     38.20%     39.60% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::8192-12287          343     19.13%     58.73% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::12288-16383          337     18.80%     77.52% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::16384-20479           34      1.90%     79.42% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::20480-24575          327     18.24%     97.66% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::24576-28671           25      1.39%     99.05% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::28672-32767            2      0.11%     99.16% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::32768-36863            8      0.45%     99.61% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::36864-40959            3      0.17%     99.78% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::40960-45055            1      0.06%     99.83% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::45056-49151            1      0.06%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::49152-53247            2      0.11%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::total         1793                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walksPending::samples  -8048628564                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::mean     0.273756                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::stdev     0.444979                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::0    -5842963052     72.60%     72.60% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::1    -2207299512     27.42%    100.02% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::2        1197000     -0.01%    100.01% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::3         240000     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::4         159500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::5          37500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::total  -8048628564                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walkPageSizes::4K          959     73.04%     73.04% # Table walker page sizes translated
-system.cpu3.itb.walker.walkPageSizes::1M          354     26.96%    100.00% # Table walker page sizes translated
-system.cpu3.itb.walker.walkPageSizes::total         1313                       # Table walker page sizes translated
+system.cpu3.itb.walker.walks                     4255                       # Table walker walks requested
+system.cpu3.itb.walker.walksShort                4255                       # Table walker walks initiated with short descriptors
+system.cpu3.itb.walker.walksShortTerminationLevel::Level1         1348                       # Level at which table walker walks with short descriptors terminate
+system.cpu3.itb.walker.walksShortTerminationLevel::Level2         2480                       # Level at which table walker walks with short descriptors terminate
+system.cpu3.itb.walker.walksSquashedBefore          427                       # Table walks squashed before starting
+system.cpu3.itb.walker.walkWaitTime::samples         3828                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::mean  1433.646813                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::stdev  5723.775049                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::0-8191         3573     93.34%     93.34% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::8192-16383          172      4.49%     97.83% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::16384-24575           42      1.10%     98.93% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::24576-32767           19      0.50%     99.43% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::32768-40959            8      0.21%     99.63% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::40960-49151            2      0.05%     99.69% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::49152-57343            3      0.08%     99.76% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::57344-65535            3      0.08%     99.84% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::65536-73727            3      0.08%     99.92% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::73728-81919            1      0.03%     99.95% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::81920-90111            1      0.03%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::98304-106495            1      0.03%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::total         3828                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkCompletionTime::samples         1607                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::mean 11553.827007                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::gmean  9422.694802                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::stdev  7714.919558                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::0-8191          693     43.12%     43.12% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::8192-16383          629     39.14%     82.27% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::16384-24575          247     15.37%     97.64% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::24576-32767           18      1.12%     98.76% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::32768-40959           11      0.68%     99.44% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::40960-49151            4      0.25%     99.69% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::49152-57343            2      0.12%     99.81% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::57344-65535            2      0.12%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::81920-90111            1      0.06%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::total         1607                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walksPending::samples  -8760206064                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::mean     0.998053                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::stdev     0.036484                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::0      -15003296      0.17%      0.17% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::1    -8746780268     99.85%    100.02% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::2        1238500     -0.01%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::3         234500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::4          77000     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::5          27500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::total  -8760206064                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walkPageSizes::4K          845     71.61%     71.61% # Table walker page sizes translated
+system.cpu3.itb.walker.walkPageSizes::1M          335     28.39%    100.00% # Table walker page sizes translated
+system.cpu3.itb.walker.walkPageSizes::total         1180                       # Table walker page sizes translated
 system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst         4586                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Requested::total         4586                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst         4255                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Requested::total         4255                       # Table walker requests started/completed, data/inst
 system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst         1313                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Completed::total         1313                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin::total         5899                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.inst_hits                     9766986                       # ITB inst hits
-system.cpu3.itb.inst_misses                      4586                       # ITB inst misses
+system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst         1180                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Completed::total         1180                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin::total         5435                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.inst_hits                     9881127                       # ITB inst hits
+system.cpu3.itb.inst_misses                      4255                       # ITB inst misses
 system.cpu3.itb.read_hits                           0                       # DTB read hits
 system.cpu3.itb.read_misses                         0                       # DTB read misses
 system.cpu3.itb.write_hits                          0                       # DTB write hits
 system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.itb.flush_tlb                         162                       # Number of times complete TLB was flushed
-system.cpu3.itb.flush_tlb_mva                     274                       # Number of times TLB was flushed by MVA
+system.cpu3.itb.flush_tlb                         157                       # Number of times complete TLB was flushed
+system.cpu3.itb.flush_tlb_mva                     225                       # Number of times TLB was flushed by MVA
 system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu3.itb.flush_entries                    1310                       # Number of entries that have been flushed from TLB
+system.cpu3.itb.flush_entries                    1190                       # Number of entries that have been flushed from TLB
 system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu3.itb.perms_faults                      793                       # Number of TLB faults due to permissions restrictions
+system.cpu3.itb.perms_faults                      704                       # Number of TLB faults due to permissions restrictions
 system.cpu3.itb.read_accesses                       0                       # DTB read accesses
 system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.inst_accesses                 9771572                       # ITB inst accesses
-system.cpu3.itb.hits                          9766986                       # DTB hits
-system.cpu3.itb.misses                           4586                       # DTB misses
-system.cpu3.itb.accesses                      9771572                       # DTB accesses
-system.cpu3.numCycles                        57688006                       # number of cpu cycles simulated
+system.cpu3.itb.inst_accesses                 9885382                       # ITB inst accesses
+system.cpu3.itb.hits                          9881127                       # DTB hits
+system.cpu3.itb.misses                           4255                       # DTB misses
+system.cpu3.itb.accesses                      9885382                       # DTB accesses
+system.cpu3.numCycles                        55785273                       # number of cpu cycles simulated
 system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.fetch.icacheStallCycles          20811649                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu3.fetch.Insts                      52033022                       # Number of instructions fetch has processed
-system.cpu3.fetch.Branches                   13252062                       # Number of branches that fetch encountered
-system.cpu3.fetch.predictedBranches           9316448                       # Number of branches that fetch has predicted taken
-system.cpu3.fetch.Cycles                     33930227                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu3.fetch.SquashCycles                1581201                       # Number of cycles fetch has spent squashing
-system.cpu3.fetch.TlbCycles                     68181                       # Number of cycles fetch has spent waiting for tlb
-system.cpu3.fetch.MiscStallCycles                 837                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu3.fetch.PendingDrainCycles              231                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu3.fetch.PendingTrapStallCycles       120341                       # Number of stall cycles due to pending traps
-system.cpu3.fetch.PendingQuiesceStallCycles        80383                       # Number of stall cycles due to pending quiesce instructions
-system.cpu3.fetch.IcacheWaitRetryStallCycles          479                       # Number of stall cycles due to full MSHR
-system.cpu3.fetch.CacheLines                  9765486                       # Number of cache lines fetched
-system.cpu3.fetch.IcacheSquashes               207700                       # Number of outstanding Icache misses that were squashed
-system.cpu3.fetch.ItlbSquashes                   2399                       # Number of outstanding ITLB misses that were squashed
-system.cpu3.fetch.rateDist::samples          55802907                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::mean             1.126480                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::stdev            2.271736                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.icacheStallCycles          20908003                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu3.fetch.Insts                      53885921                       # Number of instructions fetch has processed
+system.cpu3.fetch.Branches                   13553669                       # Number of branches that fetch encountered
+system.cpu3.fetch.predictedBranches           9478152                       # Number of branches that fetch has predicted taken
+system.cpu3.fetch.Cycles                     32386359                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu3.fetch.SquashCycles                1568366                       # Number of cycles fetch has spent squashing
+system.cpu3.fetch.TlbCycles                     62721                       # Number of cycles fetch has spent waiting for tlb
+system.cpu3.fetch.MiscStallCycles                 789                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu3.fetch.PendingDrainCycles              205                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu3.fetch.PendingTrapStallCycles       111844                       # Number of stall cycles due to pending traps
+system.cpu3.fetch.PendingQuiesceStallCycles        71140                       # Number of stall cycles due to pending quiesce instructions
+system.cpu3.fetch.IcacheWaitRetryStallCycles          397                       # Number of stall cycles due to full MSHR
+system.cpu3.fetch.CacheLines                  9879794                       # Number of cache lines fetched
+system.cpu3.fetch.IcacheSquashes               204446                       # Number of outstanding Icache misses that were squashed
+system.cpu3.fetch.ItlbSquashes                   2262                       # Number of outstanding ITLB misses that were squashed
+system.cpu3.fetch.rateDist::samples          54325621                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::mean             1.196451                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::stdev            2.331638                       # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::0                41696580     74.72%     74.72% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::1                 1836235      3.29%     78.01% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::2                 1165184      2.09%     80.10% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::3                 3688211      6.61%     86.71% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::4                  906128      1.62%     88.33% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::5                  549241      0.98%     89.32% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::6                 2914438      5.22%     94.54% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::7                  602830      1.08%     95.62% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::8                 2444060      4.38%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::0                39861207     73.37%     73.37% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::1                 1851185      3.41%     76.78% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::2                 1193872      2.20%     78.98% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::3                 3684209      6.78%     85.76% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::4                  942616      1.74%     87.50% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::5                  608186      1.12%     88.62% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::6                 2968602      5.46%     94.08% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::7                  642558      1.18%     95.26% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::8                 2573186      4.74%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::total            55802907                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.branchRate                 0.229720                       # Number of branch fetches per cycle
-system.cpu3.fetch.rate                       0.901973                       # Number of inst fetches per cycle
-system.cpu3.decode.IdleCycles                14568551                       # Number of cycles decode is idle
-system.cpu3.decode.BlockedCycles             31866325                       # Number of cycles decode is blocked
-system.cpu3.decode.RunCycles                  7772560                       # Number of cycles decode is running
-system.cpu3.decode.UnblockCycles               890718                       # Number of cycles decode is unblocking
-system.cpu3.decode.SquashCycles                704494                       # Number of cycles decode is squashing
-system.cpu3.decode.BranchResolved              971899                       # Number of times decode resolved a branch
-system.cpu3.decode.BranchMispred                87220                       # Number of times decode detected a branch misprediction
-system.cpu3.decode.DecodedInsts              44590073                       # Number of instructions handled by decode
-system.cpu3.decode.SquashedInsts               289455                       # Number of squashed instructions handled by decode
-system.cpu3.rename.SquashCycles                704494                       # Number of cycles rename is squashing
-system.cpu3.rename.IdleCycles                15048291                       # Number of cycles rename is idle
-system.cpu3.rename.BlockCycles                3770246                       # Number of cycles rename is blocking
-system.cpu3.rename.serializeStallCycles      21829644                       # count of cycles rename stalled for serializing inst
-system.cpu3.rename.RunCycles                  8174749                       # Number of cycles rename is running
-system.cpu3.rename.UnblockCycles              6275200                       # Number of cycles rename is unblocking
-system.cpu3.rename.RenamedInsts              42740400                       # Number of instructions processed by rename
-system.cpu3.rename.ROBFullEvents                 1148                       # Number of times rename has blocked due to ROB full
-system.cpu3.rename.IQFullEvents                970300                       # Number of times rename has blocked due to IQ full
-system.cpu3.rename.LQFullEvents                 89126                       # Number of times rename has blocked due to LQ full
-system.cpu3.rename.SQFullEvents               4852570                       # Number of times rename has blocked due to SQ full
-system.cpu3.rename.RenamedOperands           44469975                       # Number of destination operands rename has renamed
-system.cpu3.rename.RenameLookups            196242063                       # Number of register rename lookups that rename has made
-system.cpu3.rename.int_rename_lookups        47658053                       # Number of integer rename lookups
-system.cpu3.rename.fp_rename_lookups             4195                       # Number of floating rename lookups
-system.cpu3.rename.CommittedMaps             37088424                       # Number of HB maps that are committed
-system.cpu3.rename.UndoneMaps                 7381551                       # Number of HB maps that are undone due to squashing
-system.cpu3.rename.serializingInsts            715073                       # count of serializing insts renamed
-system.cpu3.rename.tempSerializingInsts        665430                       # count of temporary serializing insts renamed
-system.cpu3.rename.skidInsts                  5054867                       # count of insts added to the skid buffer
-system.cpu3.memDep0.insertedLoads             7671703                       # Number of loads inserted to the mem dependence unit.
-system.cpu3.memDep0.insertedStores            5900822                       # Number of stores inserted to the mem dependence unit.
-system.cpu3.memDep0.conflictingLoads          1096118                       # Number of conflicting loads.
-system.cpu3.memDep0.conflictingStores         1546348                       # Number of conflicting stores.
-system.cpu3.iq.iqInstsAdded                  41143800                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu3.iq.iqNonSpecInstsAdded             502182                       # Number of non-speculative instructions added to the IQ
-system.cpu3.iq.iqInstsIssued                 39136171                       # Number of instructions issued
-system.cpu3.iq.iqSquashedInstsIssued            53747                       # Number of squashed instructions issued
-system.cpu3.iq.iqSquashedInstsExamined        5932287                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu3.iq.iqSquashedOperandsExamined     13678209                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu3.iq.iqSquashedNonSpecRemoved         53132                       # Number of squashed non-spec instructions that were removed
-system.cpu3.iq.issued_per_cycle::samples     55802907                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::mean        0.701329                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::stdev       1.406589                       # Number of insts issued each cycle
+system.cpu3.fetch.rateDist::total            54325621                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.branchRate                 0.242961                       # Number of branch fetches per cycle
+system.cpu3.fetch.rate                       0.965952                       # Number of inst fetches per cycle
+system.cpu3.decode.IdleCycles                14640830                       # Number of cycles decode is idle
+system.cpu3.decode.BlockedCycles             30019697                       # Number of cycles decode is blocked
+system.cpu3.decode.RunCycles                  7950688                       # Number of cycles decode is running
+system.cpu3.decode.UnblockCycles              1013386                       # Number of cycles decode is unblocking
+system.cpu3.decode.SquashCycles                700819                       # Number of cycles decode is squashing
+system.cpu3.decode.BranchResolved             1055619                       # Number of times decode resolved a branch
+system.cpu3.decode.BranchMispred                84442                       # Number of times decode detected a branch misprediction
+system.cpu3.decode.DecodedInsts              46804919                       # Number of instructions handled by decode
+system.cpu3.decode.SquashedInsts               276831                       # Number of squashed instructions handled by decode
+system.cpu3.rename.SquashCycles                700819                       # Number of cycles rename is squashing
+system.cpu3.rename.IdleCycles                15165685                       # Number of cycles rename is idle
+system.cpu3.rename.BlockCycles                3026849                       # Number of cycles rename is blocking
+system.cpu3.rename.serializeStallCycles      21377967                       # count of cycles rename stalled for serializing inst
+system.cpu3.rename.RunCycles                  8430789                       # Number of cycles rename is running
+system.cpu3.rename.UnblockCycles              5623288                       # Number of cycles rename is unblocking
+system.cpu3.rename.RenamedInsts              44934032                       # Number of instructions processed by rename
+system.cpu3.rename.ROBFullEvents                  688                       # Number of times rename has blocked due to ROB full
+system.cpu3.rename.IQFullEvents               1185922                       # Number of times rename has blocked due to IQ full
+system.cpu3.rename.LQFullEvents                108960                       # Number of times rename has blocked due to LQ full
+system.cpu3.rename.SQFullEvents               3941702                       # Number of times rename has blocked due to SQ full
+system.cpu3.rename.RenamedOperands           46859897                       # Number of destination operands rename has renamed
+system.cpu3.rename.RenameLookups            206328923                       # Number of register rename lookups that rename has made
+system.cpu3.rename.int_rename_lookups        50493322                       # Number of integer rename lookups
+system.cpu3.rename.fp_rename_lookups             4028                       # Number of floating rename lookups
+system.cpu3.rename.CommittedMaps             39227152                       # Number of HB maps that are committed
+system.cpu3.rename.UndoneMaps                 7632745                       # Number of HB maps that are undone due to squashing
+system.cpu3.rename.serializingInsts            719514                       # count of serializing insts renamed
+system.cpu3.rename.tempSerializingInsts        667644                       # count of temporary serializing insts renamed
+system.cpu3.rename.skidInsts                  5723010                       # count of insts added to the skid buffer
+system.cpu3.memDep0.insertedLoads             7961886                       # Number of loads inserted to the mem dependence unit.
+system.cpu3.memDep0.insertedStores            6281204                       # Number of stores inserted to the mem dependence unit.
+system.cpu3.memDep0.conflictingLoads          1151663                       # Number of conflicting loads.
+system.cpu3.memDep0.conflictingStores         1548732                       # Number of conflicting stores.
+system.cpu3.iq.iqInstsAdded                  43283754                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu3.iq.iqNonSpecInstsAdded             518690                       # Number of non-speculative instructions added to the IQ
+system.cpu3.iq.iqInstsIssued                 41211343                       # Number of instructions issued
+system.cpu3.iq.iqSquashedInstsIssued            55539                       # Number of squashed instructions issued
+system.cpu3.iq.iqSquashedInstsExamined        6082671                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu3.iq.iqSquashedOperandsExamined     14073441                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu3.iq.iqSquashedNonSpecRemoved         54569                       # Number of squashed non-spec instructions that were removed
+system.cpu3.iq.issued_per_cycle::samples     54325621                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::mean        0.758599                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::stdev       1.457347                       # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::0           40242389     72.12%     72.12% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::1            5178782      9.28%     81.40% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::2            3976738      7.13%     88.52% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::3            3203416      5.74%     94.26% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::4            1255770      2.25%     96.51% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::5             764374      1.37%     97.88% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::6             832269      1.49%     99.37% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::7             238251      0.43%     99.80% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::8             110918      0.20%    100.00% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::0           38109275     70.15%     70.15% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::1            5329887      9.81%     79.96% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::2            4096389      7.54%     87.50% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::3            3334773      6.14%     93.64% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::4            1373143      2.53%     96.17% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::5             820036      1.51%     97.68% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::6             873869      1.61%     99.29% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::7             257599      0.47%     99.76% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::8             130650      0.24%    100.00% # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::total       55802907                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::total       54325621                       # Number of insts issued each cycle
 system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntAlu                  55578      9.37%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntMult                     0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntDiv                      0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatMult                   0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMult                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShift                   0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      9.37% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemRead                279414     47.11%     56.48% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemWrite               258161     43.52%    100.00% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntAlu                  64574     10.28%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntMult                     0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntDiv                      0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatMult                   0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.28% # attempts to use FU when none available
+system.cpu3.iq.fu_full::MemRead                290075     46.19%     56.47% # attempts to use FU when none available
+system.cpu3.iq.fu_full::MemWrite               273390     43.53%    100.00% # attempts to use FU when none available
 system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu3.iq.FU_type_0::No_OpClass               84      0.00%      0.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntAlu             26095745     66.68%     66.68% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntMult               29921      0.08%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMisc          2385      0.01%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemRead             7397516     18.90%     85.66% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemWrite            5610518     14.34%    100.00% # Type of FU issued
+system.cpu3.iq.FU_type_0::No_OpClass               62      0.00%      0.00% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntAlu             27512271     66.76%     66.76% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntMult               31067      0.08%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatDiv              2      0.00%     66.83% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMisc          2328      0.01%     66.84% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.84% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMultAcc            8      0.00%     66.84% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.84% # Type of FU issued
+system.cpu3.iq.FU_type_0::MemRead             7676586     18.63%     85.47% # Type of FU issued
+system.cpu3.iq.FU_type_0::MemWrite            5989019     14.53%    100.00% # Type of FU issued
 system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::total              39136171                       # Type of FU issued
-system.cpu3.iq.rate                          0.678411                       # Inst issue rate
-system.cpu3.iq.fu_busy_cnt                     593153                       # FU busy when requested
-system.cpu3.iq.fu_busy_rate                  0.015156                       # FU busy rate (busy events/executed inst)
-system.cpu3.iq.int_inst_queue_reads         134713370                       # Number of integer instruction queue reads
-system.cpu3.iq.int_inst_queue_writes         47601786                       # Number of integer instruction queue writes
-system.cpu3.iq.int_inst_queue_wakeup_accesses     37987762                       # Number of integer instruction queue wakeup accesses
-system.cpu3.iq.fp_inst_queue_reads               8779                       # Number of floating instruction queue reads
-system.cpu3.iq.fp_inst_queue_writes              5136                       # Number of floating instruction queue writes
-system.cpu3.iq.fp_inst_queue_wakeup_accesses         3873                       # Number of floating instruction queue wakeup accesses
-system.cpu3.iq.int_alu_accesses              39724534                       # Number of integer alu accesses
-system.cpu3.iq.fp_alu_accesses                   4706                       # Number of floating point alu accesses
-system.cpu3.iew.lsq.thread0.forwLoads          167566                       # Number of loads that had data forwarded from stores
+system.cpu3.iq.FU_type_0::total              41211343                       # Type of FU issued
+system.cpu3.iq.rate                          0.738750                       # Inst issue rate
+system.cpu3.iq.fu_busy_cnt                     628039                       # FU busy when requested
+system.cpu3.iq.fu_busy_rate                  0.015239                       # FU busy rate (busy events/executed inst)
+system.cpu3.iq.int_inst_queue_reads         137423296                       # Number of integer instruction queue reads
+system.cpu3.iq.int_inst_queue_writes         49907895                       # Number of integer instruction queue writes
+system.cpu3.iq.int_inst_queue_wakeup_accesses     40057354                       # Number of integer instruction queue wakeup accesses
+system.cpu3.iq.fp_inst_queue_reads               8589                       # Number of floating instruction queue reads
+system.cpu3.iq.fp_inst_queue_writes              4965                       # Number of floating instruction queue writes
+system.cpu3.iq.fp_inst_queue_wakeup_accesses         3611                       # Number of floating instruction queue wakeup accesses
+system.cpu3.iq.int_alu_accesses              41834646                       # Number of integer alu accesses
+system.cpu3.iq.fp_alu_accesses                   4674                       # Number of floating point alu accesses
+system.cpu3.iew.lsq.thread0.forwLoads          172531                       # Number of loads that had data forwarded from stores
 system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu3.iew.lsq.thread0.squashedLoads      1160486                       # Number of loads squashed
-system.cpu3.iew.lsq.thread0.ignoredResponses         1105                       # Number of memory responses ignored because the instruction is squashed
-system.cpu3.iew.lsq.thread0.memOrderViolation        29281                       # Number of memory ordering violations
-system.cpu3.iew.lsq.thread0.squashedStores       565962                       # Number of stores squashed
+system.cpu3.iew.lsq.thread0.squashedLoads      1192076                       # Number of loads squashed
+system.cpu3.iew.lsq.thread0.ignoredResponses         1205                       # Number of memory responses ignored because the instruction is squashed
+system.cpu3.iew.lsq.thread0.memOrderViolation        28350                       # Number of memory ordering violations
+system.cpu3.iew.lsq.thread0.squashedStores       578137                       # Number of stores squashed
 system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu3.iew.lsq.thread0.rescheduledLoads       108568                       # Number of loads that were rescheduled
-system.cpu3.iew.lsq.thread0.cacheBlocked        42515                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu3.iew.lsq.thread0.rescheduledLoads       104077                       # Number of loads that were rescheduled
+system.cpu3.iew.lsq.thread0.cacheBlocked        43928                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu3.iew.iewSquashCycles                704494                       # Number of cycles IEW is squashing
-system.cpu3.iew.iewBlockCycles                3163832                       # Number of cycles IEW is blocking
-system.cpu3.iew.iewUnblockCycles               480485                       # Number of cycles IEW is unblocking
-system.cpu3.iew.iewDispatchedInsts           41688387                       # Number of instructions dispatched to IQ
-system.cpu3.iew.iewDispSquashedInsts            67679                       # Number of squashed instructions skipped by dispatch
-system.cpu3.iew.iewDispLoadInsts              7671703                       # Number of dispatched load instructions
-system.cpu3.iew.iewDispStoreInsts             5900822                       # Number of dispatched store instructions
-system.cpu3.iew.iewDispNonSpecInsts            259528                       # Number of dispatched non-speculative instructions
-system.cpu3.iew.iewIQFullEvents                 22774                       # Number of times the IQ has become full, causing a stall
-system.cpu3.iew.iewLSQFullEvents               451647                       # Number of times the LSQ has become full, causing a stall
-system.cpu3.iew.memOrderViolationEvents         29281                       # Number of memory order violations
-system.cpu3.iew.predictedTakenIncorrect        127480                       # Number of branches that were predicted taken incorrectly
-system.cpu3.iew.predictedNotTakenIncorrect       130164                       # Number of branches that were predicted not taken incorrectly
-system.cpu3.iew.branchMispredicts              257644                       # Number of branch mispredicts detected at execute
-system.cpu3.iew.iewExecutedInsts             38819012                       # Number of executed instructions
-system.cpu3.iew.iewExecLoadInsts              7269209                       # Number of load instructions executed
-system.cpu3.iew.iewExecSquashedInsts           283254                       # Number of squashed instructions skipped in execute
+system.cpu3.iew.iewSquashCycles                700819                       # Number of cycles IEW is squashing
+system.cpu3.iew.iewBlockCycles                2631103                       # Number of cycles IEW is blocking
+system.cpu3.iew.iewUnblockCycles               281724                       # Number of cycles IEW is unblocking
+system.cpu3.iew.iewDispatchedInsts           43863625                       # Number of instructions dispatched to IQ
+system.cpu3.iew.iewDispSquashedInsts            65733                       # Number of squashed instructions skipped by dispatch
+system.cpu3.iew.iewDispLoadInsts              7961886                       # Number of dispatched load instructions
+system.cpu3.iew.iewDispStoreInsts             6281204                       # Number of dispatched store instructions
+system.cpu3.iew.iewDispNonSpecInsts            267636                       # Number of dispatched non-speculative instructions
+system.cpu3.iew.iewIQFullEvents                 25569                       # Number of times the IQ has become full, causing a stall
+system.cpu3.iew.iewLSQFullEvents               250025                       # Number of times the LSQ has become full, causing a stall
+system.cpu3.iew.memOrderViolationEvents         28350                       # Number of memory order violations
+system.cpu3.iew.predictedTakenIncorrect        127807                       # Number of branches that were predicted taken incorrectly
+system.cpu3.iew.predictedNotTakenIncorrect       129932                       # Number of branches that were predicted not taken incorrectly
+system.cpu3.iew.branchMispredicts              257739                       # Number of branch mispredicts detected at execute
+system.cpu3.iew.iewExecutedInsts             40889959                       # Number of executed instructions
+system.cpu3.iew.iewExecLoadInsts              7546719                       # Number of load instructions executed
+system.cpu3.iew.iewExecSquashedInsts           287191                       # Number of squashed instructions skipped in execute
 system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu3.iew.exec_nop                        42405                       # number of nop insts executed
-system.cpu3.iew.exec_refs                    12824644                       # number of memory reference insts executed
-system.cpu3.iew.exec_branches                 7229166                       # Number of branches executed
-system.cpu3.iew.exec_stores                   5555435                       # Number of stores executed
-system.cpu3.iew.exec_rate                    0.672913                       # Inst execution rate
-system.cpu3.iew.wb_sent                      38534594                       # cumulative count of insts sent to commit
-system.cpu3.iew.wb_count                     37991635                       # cumulative count of insts written-back
-system.cpu3.iew.wb_producers                 19895864                       # num instructions producing a value
-system.cpu3.iew.wb_consumers                 34654258                       # num instructions consuming a value
-system.cpu3.iew.wb_rate                      0.658571                       # insts written-back per cycle
-system.cpu3.iew.wb_fanout                    0.574125                       # average fanout of values written-back
-system.cpu3.commit.commitSquashedInsts        5941608                       # The number of squashed insts skipped by commit
-system.cpu3.commit.commitNonSpecStalls         449050                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu3.commit.branchMispredicts           213879                       # The number of times a branch was mispredicted
-system.cpu3.commit.committed_per_cycle::samples     54520380                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::mean     0.655522                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::stdev     1.547792                       # Number of insts commited each cycle
+system.cpu3.iew.exec_nop                        61181                       # number of nop insts executed
+system.cpu3.iew.exec_refs                    13479054                       # number of memory reference insts executed
+system.cpu3.iew.exec_branches                 7536416                       # Number of branches executed
+system.cpu3.iew.exec_stores                   5932335                       # Number of stores executed
+system.cpu3.iew.exec_rate                    0.732988                       # Inst execution rate
+system.cpu3.iew.wb_sent                      40598245                       # cumulative count of insts sent to commit
+system.cpu3.iew.wb_count                     40060965                       # cumulative count of insts written-back
+system.cpu3.iew.wb_producers                 21086862                       # num instructions producing a value
+system.cpu3.iew.wb_consumers                 37255215                       # num instructions consuming a value
+system.cpu3.iew.wb_rate                      0.718128                       # insts written-back per cycle
+system.cpu3.iew.wb_fanout                    0.566011                       # average fanout of values written-back
+system.cpu3.commit.commitSquashedInsts        6097187                       # The number of squashed insts skipped by commit
+system.cpu3.commit.commitNonSpecStalls         464121                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu3.commit.branchMispredicts           213352                       # The number of times a branch was mispredicted
+system.cpu3.commit.committed_per_cycle::samples     53027988                       # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::mean     0.712050                       # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::stdev     1.609623                       # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::0     40723432     74.69%     74.69% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::1      6130706     11.24%     85.94% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::2      3105147      5.70%     91.63% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::3      1318175      2.42%     94.05% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::4       725189      1.33%     95.38% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::5       499185      0.92%     96.30% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::6       937323      1.72%     98.02% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::7       226618      0.42%     98.43% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::8       854605      1.57%    100.00% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::0     38640336     72.87%     72.87% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::1      6301176     11.88%     84.75% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::2      3204029      6.04%     90.79% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::3      1405492      2.65%     93.44% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::4       791559      1.49%     94.94% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::5       551412      1.04%     95.98% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::6       959183      1.81%     97.78% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::7       243958      0.46%     98.24% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::8       930843      1.76%    100.00% # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::total     54520380                       # Number of insts commited each cycle
-system.cpu3.commit.committedInsts            29254285                       # Number of instructions committed
-system.cpu3.commit.committedOps              35739310                       # Number of ops (including micro ops) committed
+system.cpu3.commit.committed_per_cycle::total     53027988                       # Number of insts commited each cycle
+system.cpu3.commit.committedInsts            30988188                       # Number of instructions committed
+system.cpu3.commit.committedOps              37758554                       # Number of ops (including micro ops) committed
 system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu3.commit.refs                      11846077                       # Number of memory references committed
-system.cpu3.commit.loads                      6511217                       # Number of loads committed
-system.cpu3.commit.membars                     174051                       # Number of memory barriers committed
-system.cpu3.commit.branches                   6823843                       # Number of branches committed
-system.cpu3.commit.fp_insts                      3728                       # Number of committed floating point instructions.
-system.cpu3.commit.int_insts                 31222167                       # Number of committed integer instructions.
-system.cpu3.commit.function_calls             1239499                       # Number of function calls committed.
+system.cpu3.commit.refs                      12472877                       # Number of memory references committed
+system.cpu3.commit.loads                      6769810                       # Number of loads committed
+system.cpu3.commit.membars                     181184                       # Number of memory barriers committed
+system.cpu3.commit.branches                   7122308                       # Number of branches committed
+system.cpu3.commit.fp_insts                      3347                       # Number of committed floating point instructions.
+system.cpu3.commit.int_insts                 32924881                       # Number of committed integer instructions.
+system.cpu3.commit.function_calls             1244375                       # Number of function calls committed.
 system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntAlu        23861884     66.77%     66.77% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntMult          28964      0.08%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntDiv               0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMisc         2385      0.01%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.85% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemRead        6511217     18.22%     85.07% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemWrite       5334860     14.93%    100.00% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntAlu        25253254     66.88%     66.88% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntMult          30097      0.08%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntDiv               0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.96% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMisc         2326      0.01%     66.97% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.97% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.97% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.97% # Class of committed instruction
+system.cpu3.commit.op_class_0::MemRead        6769810     17.93%     84.90% # Class of committed instruction
+system.cpu3.commit.op_class_0::MemWrite       5703067     15.10%    100.00% # Class of committed instruction
 system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::total         35739310                       # Class of committed instruction
-system.cpu3.commit.bw_lim_events               854605                       # number cycles where commit BW limit reached
-system.cpu3.rob.rob_reads                    89694977                       # The number of ROB reads
-system.cpu3.rob.rob_writes                   84644260                       # The number of ROB writes
-system.cpu3.timesIdled                         227108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu3.idleCycles                        1885099                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu3.quiesceCycles                  5160958859                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu3.committedInsts                   29228670                       # Number of Instructions Simulated
-system.cpu3.committedOps                     35713695                       # Number of Ops (including micro ops) Simulated
-system.cpu3.cpi                              1.973679                       # CPI: Cycles Per Instruction
-system.cpu3.cpi_total                        1.973679                       # CPI: Total CPI of All Threads
-system.cpu3.ipc                              0.506668                       # IPC: Instructions Per Cycle
-system.cpu3.ipc_total                        0.506668                       # IPC: Total IPC of All Threads
-system.cpu3.int_regfile_reads                42269766                       # number of integer regfile reads
-system.cpu3.int_regfile_writes               24060528                       # number of integer regfile writes
-system.cpu3.fp_regfile_reads                    14520                       # number of floating regfile reads
-system.cpu3.fp_regfile_writes                   12259                       # number of floating regfile writes
-system.cpu3.cc_regfile_reads                137213612                       # number of cc regfile reads
-system.cpu3.cc_regfile_writes                14769581                       # number of cc regfile writes
-system.cpu3.misc_regfile_reads               75722157                       # number of misc regfile reads
-system.cpu3.misc_regfile_writes                336126                       # number of misc regfile writes
-system.iobus.trans_dist::ReadReq                30181                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               30181                       # Transaction distribution
+system.cpu3.commit.op_class_0::total         37758554                       # Class of committed instruction
+system.cpu3.commit.bw_lim_events               930843                       # number cycles where commit BW limit reached
+system.cpu3.rob.rob_reads                    90355965                       # The number of ROB reads
+system.cpu3.rob.rob_writes                   89008997                       # The number of ROB writes
+system.cpu3.timesIdled                         227180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu3.idleCycles                        1459652                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu3.quiesceCycles                  5161855344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu3.committedInsts                   30949407                       # Number of Instructions Simulated
+system.cpu3.committedOps                     37719773                       # Number of Ops (including micro ops) Simulated
+system.cpu3.cpi                              1.802467                       # CPI: Cycles Per Instruction
+system.cpu3.cpi_total                        1.802467                       # CPI: Total CPI of All Threads
+system.cpu3.ipc                              0.554795                       # IPC: Instructions Per Cycle
+system.cpu3.ipc_total                        0.554795                       # IPC: Total IPC of All Threads
+system.cpu3.int_regfile_reads                44810806                       # number of integer regfile reads
+system.cpu3.int_regfile_writes               25112765                       # number of integer regfile writes
+system.cpu3.fp_regfile_reads                    14550                       # number of floating regfile reads
+system.cpu3.fp_regfile_writes                   12084                       # number of floating regfile writes
+system.cpu3.cc_regfile_reads                144202792                       # number of cc regfile reads
+system.cpu3.cc_regfile_writes                15932581                       # number of cc regfile writes
+system.cpu3.misc_regfile_reads               74870960                       # number of misc regfile reads
+system.cpu3.misc_regfile_writes                343753                       # number of misc regfile writes
+system.iobus.trans_dist::ReadReq                30152                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               30152                       # Transaction distribution
 system.iobus.trans_dist::WriteReq               59010                       # Transaction distribution
 system.iobus.trans_dist::WriteResp              59010                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54148                       # Packet count per connected master and slave (bytes)
@@ -2105,9 +2117,9 @@ system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       105436                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72946                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total        72946                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  178382                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72888                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total        72888                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  178324                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67865                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
@@ -2128,791 +2140,845 @@ system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       159093                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321224                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      2321224                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2480317                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             27737500                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2320992                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      2320992                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2480085                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             30018500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               101500                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               102000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               203000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               228500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                19500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                20000                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy                16000                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy                 4000                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy               13000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy                1500                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               40000                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               40500                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer19.occupancy                3000                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer20.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             3864000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             3980500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            22351500                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            22050500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy            78673017                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy            72564537                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            48334000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            50308000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy            15512000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy            14254000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36409                       # number of replacements
-system.iocache.tags.tagsinuse                1.005569                       # Cycle average of tags in use
-system.iocache.tags.total_refs                     30                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36425                       # Sample count of references to valid blocks.
-system.iocache.tags.avg_refs                 0.000824                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         249219554509                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide     1.005569                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.062848                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.062848                       # Average percentage of cache occupancy
+system.iocache.tags.replacements                36410                       # number of replacements
+system.iocache.tags.tagsinuse                1.002475                       # Cycle average of tags in use
+system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs                36426                       # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle         248713478009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide     1.002475                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.062655                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.062655                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               328227                       # Number of tag accesses
-system.iocache.tags.data_accesses              328227                       # Number of data accesses
-system.iocache.WriteLineReq_hits::realview.ide           29                       # number of WriteLineReq hits
-system.iocache.WriteLineReq_hits::total            29                       # number of WriteLineReq hits
-system.iocache.demand_hits::realview.ide           29                       # number of demand (read+write) hits
-system.iocache.demand_hits::total                  29                       # number of demand (read+write) hits
-system.iocache.overall_hits::realview.ide           29                       # number of overall hits
-system.iocache.overall_hits::total                 29                       # number of overall hits
-system.iocache.ReadReq_misses::realview.ide          249                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              249                       # number of ReadReq misses
-system.iocache.WriteLineReq_misses::realview.ide        36195                       # number of WriteLineReq misses
-system.iocache.WriteLineReq_misses::total        36195                       # number of WriteLineReq misses
+system.iocache.tags.tag_accesses               327996                       # Number of tag accesses
+system.iocache.tags.data_accesses              327996                       # Number of data accesses
+system.iocache.ReadReq_misses::realview.ide          220                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              220                       # number of ReadReq misses
+system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
+system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ide        36444                       # number of demand (read+write) misses
 system.iocache.demand_misses::total             36444                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ide        36444                       # number of overall misses
 system.iocache.overall_misses::total            36444                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     17512919                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     17512919                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   1907451098                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   1907451098                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   1924964017                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   1924964017                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   1924964017                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   1924964017                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::realview.ide          249                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            249                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_miss_latency::realview.ide     16064414                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     16064414                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   1679848123                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   1679848123                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   1695912537                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   1695912537                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   1695912537                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   1695912537                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ide          220                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            220                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::realview.ide        36473                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           36473                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::realview.ide        36473                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          36473                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::realview.ide        36444                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           36444                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ide        36444                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          36444                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
-system.iocache.WriteLineReq_miss_rate::realview.ide     0.999199                       # miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_miss_rate::total     0.999199                       # miss rate for WriteLineReq accesses
-system.iocache.demand_miss_rate::realview.ide     0.999205                       # miss rate for demand accesses
-system.iocache.demand_miss_rate::total       0.999205                       # miss rate for demand accesses
-system.iocache.overall_miss_rate::realview.ide     0.999205                       # miss rate for overall accesses
-system.iocache.overall_miss_rate::total      0.999205                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 70333.008032                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 70333.008032                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 52699.298190                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 52699.298190                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 52819.778756                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 52819.778756                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 52819.778756                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 52819.778756                       # average overall miss latency
+system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
+system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
+system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
+system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
+system.iocache.ReadReq_avg_miss_latency::realview.ide 73020.063636                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 73020.063636                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 46373.899155                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 46373.899155                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 46534.752963                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 46534.752963                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 46534.752963                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 46534.752963                       # average overall miss latency
 system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
 system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks           36160                       # number of writebacks
-system.iocache.writebacks::total                36160                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::realview.ide          148                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::realview.ide        15187                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total        15187                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::realview.ide        15335                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        15335                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::realview.ide        15335                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        15335                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     10112919                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     10112919                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   1147424968                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   1147424968                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   1157537887                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   1157537887                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   1157537887                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   1157537887                       # number of overall MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_rate::realview.ide     0.594378                       # mshr miss rate for ReadReq accesses
-system.iocache.ReadReq_mshr_miss_rate::total     0.594378                       # mshr miss rate for ReadReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.419252                       # mshr miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::total     0.419252                       # mshr miss rate for WriteLineReq accesses
-system.iocache.demand_mshr_miss_rate::realview.ide     0.420448                       # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total     0.420448                       # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::realview.ide     0.420448                       # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total     0.420448                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68330.533784                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 68330.533784                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75553.102522                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75553.102522                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 75483.396609                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 75483.396609                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 75483.396609                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 75483.396609                       # average overall mshr miss latency
-system.l2c.tags.replacements                   103654                       # number of replacements
-system.l2c.tags.tagsinuse                65094.562604                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    5149240                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   168905                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    30.486013                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              80133862000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   49018.245060                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker     0.971846                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000095                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4276.002230                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2253.870491                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker     0.966972                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      903.622290                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      882.214681                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.dtb.walker    22.046662                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst     1923.753709                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data      720.306234                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.dtb.walker    49.949258                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst     3365.651463                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data     1676.961612                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.747959                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000015                       # Average percentage of cache occupancy
+system.iocache.writebacks::writebacks           36190                       # number of writebacks
+system.iocache.writebacks::total                36190                       # number of writebacks
+system.iocache.ReadReq_mshr_misses::realview.ide          135                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::realview.ide        13984                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total        13984                       # number of WriteLineReq MSHR misses
+system.iocache.demand_mshr_misses::realview.ide        14119                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        14119                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ide        14119                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        14119                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ide      9314414                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total      9314414                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide    979789535                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total    979789535                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide    989103949                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total    989103949                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide    989103949                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total    989103949                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::realview.ide     0.613636                       # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total     0.613636                       # mshr miss rate for ReadReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.386042                       # mshr miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::total     0.386042                       # mshr miss rate for WriteLineReq accesses
+system.iocache.demand_mshr_miss_rate::realview.ide     0.387416                       # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total     0.387416                       # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::realview.ide     0.387416                       # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total     0.387416                       # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68995.659259                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 68995.659259                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70065.041118                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70065.041118                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 70054.816134                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 70054.816134                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 70054.816134                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 70054.816134                       # average overall mshr miss latency
+system.l2c.tags.replacements                   100820                       # number of replacements
+system.l2c.tags.tagsinuse                65104.875407                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    5136845                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   165990                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    30.946714                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle              79348480000                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   49045.638268                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker     2.902700                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.002962                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4655.400387                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     1832.462463                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker     0.000002                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      777.111964                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      859.577397                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.dtb.walker    20.871513                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.itb.walker     0.006796                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.inst     2228.936773                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.data      823.872322                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.dtb.walker    51.838280                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.itb.walker     0.001832                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.inst     2977.448230                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.data     1828.803519                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.748377                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000044                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.065247                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.034391                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000015                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.013788                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.013462                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000336                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.029354                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.010991                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.dtb.walker     0.000762                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.051356                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.025588                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.993264                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023           64                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        65187                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4           64                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2167                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         7607                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        55305                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.000977                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.994675                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 45502395                       # Number of tag accesses
-system.l2c.tags.data_accesses                45502395                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker         4144                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker         2033                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker         1722                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker          868                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.dtb.walker        13393                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.itb.walker         1189                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu3.dtb.walker        21091                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu3.itb.walker         4127                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                  48567                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks       692123                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          692123                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks      1939703                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total         1939703                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data              12                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data               2                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu2.data              11                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu3.data              42                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                  67                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data             2                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu3.data            17                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                19                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            66572                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            17866                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu2.data            28004                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu3.data            44210                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               156652                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        721971                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        204101                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst        492422                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst        538161                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1956655                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       211223                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data        72596                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data       101112                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data       137861                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           522792                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          4144                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          2033                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              721971                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              277795                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          1722                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker           868                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              204101                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data               90462                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.dtb.walker         13393                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.itb.walker          1189                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst              492422                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data              129116                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.dtb.walker         21091                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.itb.walker          4127                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst              538161                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data              182071                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2684666                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         4144                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         2033                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             721971                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             277795                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         1722                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker          868                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             204101                       # number of overall hits
-system.l2c.overall_hits::cpu1.data              90462                       # number of overall hits
-system.l2c.overall_hits::cpu2.dtb.walker        13393                       # number of overall hits
-system.l2c.overall_hits::cpu2.itb.walker         1189                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst             492422                       # number of overall hits
-system.l2c.overall_hits::cpu2.data             129116                       # number of overall hits
-system.l2c.overall_hits::cpu3.dtb.walker        21091                       # number of overall hits
-system.l2c.overall_hits::cpu3.itb.walker         4127                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst             538161                       # number of overall hits
-system.l2c.overall_hits::cpu3.data             182071                       # number of overall hits
-system.l2c.overall_hits::total                2684666                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker            3                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
+system.l2c.tags.occ_percent::cpu0.inst       0.071036                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.027961                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000000                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.011858                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.013116                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000318                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.inst       0.034011                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.data       0.012571                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.dtb.walker     0.000791                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.itb.walker     0.000000                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.inst       0.045432                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.data       0.027905                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.993422                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023           59                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        65111                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4           59                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2175                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         8177                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        54718                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.000900                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.993515                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 45392022                       # Number of tag accesses
+system.l2c.tags.data_accesses                45392022                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker         4238                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker         2128                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker         1538                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker          869                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.dtb.walker        12508                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.itb.walker         1155                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.dtb.walker        20749                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.itb.walker         3757                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                  46942                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks       692418                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          692418                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks      1933833                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total         1933833                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data              13                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data               5                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu2.data               8                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu3.data              33                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                  59                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data             1                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu3.data            19                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total                20                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            66454                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            22443                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu2.data            25986                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu3.data            44665                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               159548                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        735257                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        209850                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu2.inst        468084                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu3.inst        537076                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1950267                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       223299                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data        69198                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu2.data        90522                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu3.data       140283                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           523302                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          4238                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          2128                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              735257                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              289753                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          1538                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker           869                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              209850                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               91641                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.dtb.walker         12508                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.itb.walker          1155                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst              468084                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data              116508                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.dtb.walker         20749                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.itb.walker          3757                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.inst              537076                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.data              184948                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2680059                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         4238                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         2128                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             735257                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             289753                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         1538                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker          869                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             209850                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              91641                       # number of overall hits
+system.l2c.overall_hits::cpu2.dtb.walker        12508                       # number of overall hits
+system.l2c.overall_hits::cpu2.itb.walker         1155                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst             468084                       # number of overall hits
+system.l2c.overall_hits::cpu2.data             116508                       # number of overall hits
+system.l2c.overall_hits::cpu3.dtb.walker        20749                       # number of overall hits
+system.l2c.overall_hits::cpu3.itb.walker         3757                       # number of overall hits
+system.l2c.overall_hits::cpu3.inst             537076                       # number of overall hits
+system.l2c.overall_hits::cpu3.data             184948                       # number of overall hits
+system.l2c.overall_hits::total                2680059                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker            5                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker            2                       # number of ReadReq misses
 system.l2c.ReadReq_misses::cpu1.dtb.walker            1                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu2.dtb.walker           26                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu3.dtb.walker           66                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                   97                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data          1115                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data           373                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data           575                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu3.data           724                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              2787                       # number of UpgradeReq misses
+system.l2c.ReadReq_misses::cpu2.dtb.walker           28                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.itb.walker            1                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.dtb.walker           70                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.itb.walker            1                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                  108                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data          1106                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data           476                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu2.data           434                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu3.data           737                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              2753                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu3.data            8                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total               8                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          60371                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          11796                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data          24381                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data          43155                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             139703                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst         7874                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst         1833                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst         4814                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst         6539                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           21060                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         6029                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         2591                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data         1983                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data         4202                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total          14805                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker            3                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst              7874                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             66400                       # number of demand (read+write) misses
+system.l2c.SCUpgradeReq_misses::total               9                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          44742                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          11914                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data          29542                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu3.data          51083                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             137281                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst         7847                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         1919                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu2.inst         5317                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu3.inst         6049                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           21132                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         5105                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         2413                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu2.data         2156                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu3.data         4436                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total          14110                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker            5                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker            2                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst              7847                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             49847                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu1.dtb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              1833                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             14387                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.dtb.walker           26                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst              4814                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data             26364                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.dtb.walker           66                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst              6539                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data             47357                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                175665                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker            3                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst             7874                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            66400                       # number of overall misses
+system.l2c.demand_misses::cpu1.inst              1919                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             14327                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.dtb.walker           28                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.itb.walker            1                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst              5317                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data             31698                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.dtb.walker           70                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.itb.walker            1                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.inst              6049                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.data             55519                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                172631                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker            5                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker            2                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst             7847                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            49847                       # number of overall misses
 system.l2c.overall_misses::cpu1.dtb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             1833                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            14387                       # number of overall misses
-system.l2c.overall_misses::cpu2.dtb.walker           26                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst             4814                       # number of overall misses
-system.l2c.overall_misses::cpu2.data            26364                       # number of overall misses
-system.l2c.overall_misses::cpu3.dtb.walker           66                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst             6539                       # number of overall misses
-system.l2c.overall_misses::cpu3.data            47357                       # number of overall misses
-system.l2c.overall_misses::total               175665                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker       132500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu2.dtb.walker      3451000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu3.dtb.walker      9023500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total       12607000                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data       157000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu2.data       156000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu3.data      1012500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total      1325500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu3.data       317500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total       317500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1517126000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data   3110079500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu3.data   5724450000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  10351655500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    241264500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst    638292500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu3.inst    866843998                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   1746400998                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    341211500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data    263338500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu3.data    578680000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total   1183230000                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker       132500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    241264500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1858337500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.dtb.walker      3451000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst    638292500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data   3373418000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.dtb.walker      9023500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.inst    866843998                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.data   6303130000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     13293893498                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker       132500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    241264500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1858337500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.dtb.walker      3451000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst    638292500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data   3373418000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.dtb.walker      9023500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.inst    866843998                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.data   6303130000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    13293893498                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker         4147                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker         2034                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker         1723                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker          868                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.dtb.walker        13419                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.itb.walker         1189                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu3.dtb.walker        21157                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu3.itb.walker         4127                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total              48664                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks       692123                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       692123                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks      1939703                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total      1939703                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         1127                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data          375                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data          586                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu3.data          766                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            2854                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.overall_misses::cpu1.inst             1919                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            14327                       # number of overall misses
+system.l2c.overall_misses::cpu2.dtb.walker           28                       # number of overall misses
+system.l2c.overall_misses::cpu2.itb.walker            1                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst             5317                       # number of overall misses
+system.l2c.overall_misses::cpu2.data            31698                       # number of overall misses
+system.l2c.overall_misses::cpu3.dtb.walker           70                       # number of overall misses
+system.l2c.overall_misses::cpu3.itb.walker            1                       # number of overall misses
+system.l2c.overall_misses::cpu3.inst             6049                       # number of overall misses
+system.l2c.overall_misses::cpu3.data            55519                       # number of overall misses
+system.l2c.overall_misses::total               172631                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker        97500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.dtb.walker      2372500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.itb.walker        83500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.dtb.walker      6041500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.itb.walker        84000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total        8679000                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data        29500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu2.data       146500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu3.data       262500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total       438500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu3.data       220500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       220500                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    936065500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu2.data   2275299000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu3.data   4215756000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   7427120500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    158684500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu2.inst    437741000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu3.inst    503851499                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   1100276999                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data    202807500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu2.data    178029000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu3.data    392889000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total    773725500                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker        97500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    158684500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   1138873000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.dtb.walker      2372500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.inst    437741000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.data   2453328000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.dtb.walker      6041500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.itb.walker        84000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.inst    503851499                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.data   4608645000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total      9309801999                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker        97500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    158684500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   1138873000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.dtb.walker      2372500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.inst    437741000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.data   2453328000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.dtb.walker      6041500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.itb.walker        84000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.inst    503851499                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.data   4608645000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total     9309801999                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker         4243                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker         2130                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker         1539                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker          869                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.dtb.walker        12536                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.itb.walker         1156                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.dtb.walker        20819                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.itb.walker         3758                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total              47050                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks       692418                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       692418                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks      1933833                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total      1933833                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         1119                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data          481                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu2.data          442                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu3.data          770                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            2812                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total            27                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       126943                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        29662                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data        52385                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data        87365                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           296355                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       729845                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       205934                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst       497236                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst       544700                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1977715                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       217252                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data        75187                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data       103095                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data       142063                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       537597                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         4147                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         2034                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          729845                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          344195                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         1723                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker          868                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          205934                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          104849                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.dtb.walker        13419                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.itb.walker         1189                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst          497236                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data          155480                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.dtb.walker        21157                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.itb.walker         4127                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst          544700                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data          229428                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2860331                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         4147                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         2034                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         729845                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         344195                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         1723                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker          868                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         205934                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         104849                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.dtb.walker        13419                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.itb.walker         1189                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst         497236                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data         155480                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.dtb.walker        21157                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.itb.walker         4127                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst         544700                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data         229428                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2860331                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.000723                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000492                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.000580                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.001938                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu3.dtb.walker     0.003120                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.001993                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.989352                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.994667                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data     0.981229                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu3.data     0.945170                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.976524                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu3.data     0.320000                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.296296                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.475576                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.397681                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data     0.465419                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data     0.493962                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.471404                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.010789                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.008901                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.009682                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.012005                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.010649                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.027751                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.034461                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.019235                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.029578                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.027539                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.000723                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.000492                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.010789                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.192914                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.000580                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.008901                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.137216                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.dtb.walker     0.001938                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.009682                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.169565                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.dtb.walker     0.003120                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.012005                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.206413                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.061414                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.000723                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.000492                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.010789                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.192914                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.000580                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.008901                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.137216                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.dtb.walker     0.001938                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.009682                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.169565                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.dtb.walker     0.003120                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.012005                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.206413                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.061414                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker       132500                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 132730.769231                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 136719.696970                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 129969.072165                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   420.911528                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu2.data   271.304348                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu3.data  1398.480663                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total   475.601005                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data 39687.500000                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total 39687.500000                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 128613.597830                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 127561.605348                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu3.data 132648.592284                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 74097.589171                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 131622.749591                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 132590.880764                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 132565.223735                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 82925.023647                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 131691.045928                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 132798.033283                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 137715.373632                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 79920.972644                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker       132500                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 131622.749591                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 129167.825120                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 132730.769231                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 132590.880764                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 127955.469580                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 136719.696970                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.inst 132565.223735                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.data 133098.169225                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 75677.531085                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker       132500                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 131622.749591                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 129167.825120                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 132730.769231                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 132590.880764                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 127955.469580                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 136719.696970                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.inst 132565.223735                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.data 133098.169225                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 75677.531085                       # average overall miss latency
+system.l2c.SCUpgradeReq_accesses::cpu3.data           27                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total            29                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       111196                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        34357                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data        55528                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu3.data        95748                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           296829                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       743104                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       211769                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu2.inst       473401                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu3.inst       543125                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1971399                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       228404                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        71611                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu2.data        92678                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu3.data       144719                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       537412                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         4243                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         2130                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          743104                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          339600                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         1539                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker          869                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          211769                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          105968                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.dtb.walker        12536                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.itb.walker         1156                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst          473401                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data          148206                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.dtb.walker        20819                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.itb.walker         3758                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.inst          543125                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.data          240467                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2852690                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         4243                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         2130                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         743104                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         339600                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         1539                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker          869                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         211769                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         105968                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.dtb.walker        12536                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.itb.walker         1156                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst         473401                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data         148206                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.dtb.walker        20819                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.itb.walker         3758                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.inst         543125                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.data         240467                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2852690                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.001178                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000939                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.000650                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.002234                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.itb.walker     0.000865                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.dtb.walker     0.003362                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.itb.walker     0.000266                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.002295                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.988382                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.989605                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu2.data     0.981900                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu3.data     0.957143                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.979018                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu3.data     0.296296                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.310345                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.402371                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.346771                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data     0.532020                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu3.data     0.533515                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.462492                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.010560                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.009062                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.011231                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.011137                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.010719                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.022351                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.033696                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.023263                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.030653                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.026255                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.001178                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.000939                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.010560                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.146782                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.000650                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.009062                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.135201                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.dtb.walker     0.002234                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.itb.walker     0.000865                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.011231                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.213878                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.dtb.walker     0.003362                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.itb.walker     0.000266                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.inst       0.011137                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.data       0.230880                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.060515                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.001178                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.000939                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.010560                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.146782                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.000650                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.009062                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.135201                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.dtb.walker     0.002234                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.itb.walker     0.000865                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.011231                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.213878                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.dtb.walker     0.003362                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.itb.walker     0.000266                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.inst      0.011137                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.data      0.230880                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.060515                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker        97500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 84732.142857                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker        83500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 86307.142857                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.itb.walker        84000                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 80361.111111                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data    61.974790                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu2.data   337.557604                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu3.data   356.173677                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total   159.280785                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data 27562.500000                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        24500                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 78568.532819                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu2.data 77019.125313                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu3.data 82527.572774                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 54101.590898                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82691.245440                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 82328.568742                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 83295.007274                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 52066.865370                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84047.865727                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 82573.747681                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 88568.304779                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 54835.258682                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker        97500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82691.245440                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 79491.379912                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 84732.142857                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.inst 82328.568742                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.data 77396.933560                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 86307.142857                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.itb.walker        84000                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.inst 83295.007274                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.data 83010.230732                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 53928.911951                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker        97500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82691.245440                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 79491.379912                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 84732.142857                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.inst 82328.568742                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.data 77396.933560                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 86307.142857                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.itb.walker        84000                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.inst 83295.007274                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.data 83010.230732                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 53928.911951                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               94985                       # number of writebacks
-system.l2c.writebacks::total                    94985                       # number of writebacks
-system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            3                       # number of ReadCleanReq MSHR hits
+system.l2c.writebacks::writebacks               92494                       # number of writebacks
+system.l2c.writebacks::total                    92494                       # number of writebacks
+system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            4                       # number of ReadCleanReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::cpu3.inst            5                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::total            8                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu2.data           18                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu3.data           42                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total           60                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu2.inst              3                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu2.data             18                       # number of demand (read+write) MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::total            9                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu2.data           21                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu3.data           45                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total           66                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu2.inst              4                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu2.data             21                       # number of demand (read+write) MSHR hits
 system.l2c.demand_mshr_hits::cpu3.inst              5                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu3.data             42                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 68                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu2.inst             3                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu2.data            18                       # number of overall MSHR hits
+system.l2c.demand_mshr_hits::cpu3.data             45                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                 75                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu2.inst             4                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu2.data            21                       # number of overall MSHR hits
 system.l2c.overall_mshr_hits::cpu3.inst             5                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu3.data            42                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                68                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu3.data            45                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                75                       # number of overall MSHR hits
 system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker            1                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker           26                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker           66                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total              93                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data          373                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu2.data          575                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu3.data          724                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total         1672                       # number of UpgradeReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker           28                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.itb.walker            1                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker           70                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.itb.walker            1                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total             101                       # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data          476                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu2.data          434                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu3.data          737                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total         1647                       # number of UpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::cpu3.data            8                       # number of SCUpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        11796                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data        24381                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu3.data        43155                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         79332                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1833                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         4811                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu3.inst         6534                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        13178                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data         2591                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data         1965                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu3.data         4160                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total         8716                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        11914                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu2.data        29542                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu3.data        51083                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         92539                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1919                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         5313                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu3.inst         6044                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        13276                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data         2413                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu2.data         2135                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu3.data         4391                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total         8939                       # number of ReadSharedReq MSHR misses
 system.l2c.demand_mshr_misses::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         1833                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        14387                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.dtb.walker           26                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst         4811                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data        26346                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.dtb.walker           66                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.inst         6534                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.data        47315                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           101319                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         1919                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        14327                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.dtb.walker           28                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.inst         5313                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.data        31677                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.dtb.walker           70                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.itb.walker            1                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.inst         6044                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.data        55474                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           114855                       # number of demand (read+write) MSHR misses
 system.l2c.overall_mshr_misses::cpu1.dtb.walker            1                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         1833                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        14387                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.dtb.walker           26                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst         4811                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data        26346                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.dtb.walker           66                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.inst         6534                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.data        47315                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          101319                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3539                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu2.data         5604                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu3.data         8403                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        17546                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2884                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu2.data         4346                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu3.data         6631                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        13861                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         6423                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu2.data         9950                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu3.data        15034                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        31407                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker       122500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker      3191000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker      8363500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total     11677000                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     25361500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data     39113500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data     49225500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    113700500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data       550500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total       550500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1399166000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   2866269500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu3.data   5292900000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   9558335500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    222934500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    590022000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst    800986002                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   1613942502                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    315301500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data    241631500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data    531826001                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total   1088759001                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       122500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    222934500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   1714467500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker      3191000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst    590022000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data   3107901000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker      8363500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.inst    800986002                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.data   5824726001                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  12272714003                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       122500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    222934500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   1714467500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker      3191000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst    590022000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data   3107901000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker      8363500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.inst    800986002                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.data   5824726001                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  12272714003                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    584851500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data   1048585500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data   1703789000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   3337226000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    584851500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu2.data   1048585500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu3.data   1703789000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   3337226000                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.000580                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.001938                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.003120                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.001911                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.994667                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.981229                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data     0.945170                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.585844                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.320000                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.296296                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.397681                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.465419                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu3.data     0.493962                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.267692                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.008901                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.009675                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.011996                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.006663                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.034461                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.019060                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.029283                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.016213                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.000580                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.008901                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.137216                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.001938                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.009675                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.169449                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker     0.003120                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.inst     0.011996                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.data     0.206230                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.035422                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.000580                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.008901                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.137216                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.001938                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.009675                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.169449                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker     0.003120                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.inst     0.011996                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.data     0.206230                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.035422                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker       122500                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 125559.139785                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67993.297587                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 68023.478261                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 67991.022099                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68002.691388                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 68812.500000                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68812.500000                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 118613.597830                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 117561.605348                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 122648.592284                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 120485.245550                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 121622.749591                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 122640.199543                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 122587.389348                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 122472.492184                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 121691.045928                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 122967.684478                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 127842.788702                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 124914.984052                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker       122500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 121622.749591                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 119167.825120                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 122640.199543                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 117964.814393                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 122587.389348                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.data 123105.273190                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 121129.442681                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker       122500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 121622.749591                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 119167.825120                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 122730.769231                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 122640.199543                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 117964.814393                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 126719.696970                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 122587.389348                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.data 123105.273190                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 121129.442681                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 165258.971461                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 187113.758030                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 202759.609663                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 190198.677761                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 91055.815040                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 105385.477387                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 113329.054144                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 106257.394848                       # average overall mshr uncacheable latency
+system.l2c.overall_mshr_misses::cpu1.inst         1919                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        14327                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.dtb.walker           28                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.itb.walker            1                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.inst         5313                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.data        31677                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.dtb.walker           70                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.itb.walker            1                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.inst         6044                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.data        55474                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          114855                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3424                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu2.data         7115                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu3.data         7790                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        18329                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2828                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu2.data         5194                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu3.data         6258                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        14280                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         6252                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu2.data        12309                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu3.data        14048                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        32609                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker        87500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker      2092500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker        73500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker      5341500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.itb.walker        74000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total      7669000                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data      9032000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data      8238000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data     14019000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     31289000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data       256500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total       256500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    816925500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   1979879000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu3.data   3704926000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   6501730500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    139494500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    384461500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst    443095000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total    967051000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    178677500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data    155184000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data    345817500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total    679679000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker        87500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    139494500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    995603000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker      2092500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.inst    384461500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.data   2135063000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker      5341500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.inst    443095000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.data   4050743500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total   8156129500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker        87500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    139494500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    995603000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker      2092500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.inst    384461500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.data   2135063000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker      5341500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.itb.walker        74000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.inst    443095000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.data   4050743500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total   8156129500                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    558688000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data   1395919500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data   1578780500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   3533388000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    558688000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu2.data   1395919500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu3.data   1578780500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   3533388000                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.000650                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.002234                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.000865                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.003362                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.itb.walker     0.000266                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.002147                       # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.989605                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.981900                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data     0.957143                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.585704                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.296296                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.275862                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.346771                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.532020                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu3.data     0.533515                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.311759                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.009062                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.011223                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.011128                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.006734                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.033696                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.023037                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.030342                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.016633                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.000650                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.009062                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.135201                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.002234                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.itb.walker     0.000865                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.inst     0.011223                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.data     0.213736                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker     0.003362                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.itb.walker     0.000266                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.inst     0.011128                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.data     0.230693                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.040262                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.000650                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.009062                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.135201                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.002234                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.itb.walker     0.000865                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.inst     0.011223                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.data     0.213736                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker     0.003362                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.itb.walker     0.000266                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.inst     0.011128                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.data     0.230693                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.040262                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker        87500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 74732.142857                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 76307.142857                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker        74000                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 75930.693069                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18974.789916                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 18981.566820                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 19021.709634                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 18997.571342                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 32062.500000                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 32062.500000                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 68568.532819                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 67019.125313                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 72527.572774                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 70259.355515                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72691.245440                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 72362.412949                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 73311.548643                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 72842.045797                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74047.865727                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 72685.714286                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 78755.978137                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 76035.238841                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker        87500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72691.245440                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 69491.379912                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 74732.142857                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 72362.412949                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.data 67401.048079                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 76307.142857                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 73311.548643                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.data 73020.577207                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 71012.402595                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker        87500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72691.245440                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 69491.379912                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 74732.142857                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 72362.412949                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.data 67401.048079                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 76307.142857                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 73311.548643                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.data 73020.577207                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 71012.402595                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 163168.224299                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 196193.886156                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 202667.586650                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 192775.819739                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 89361.484325                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 113406.409944                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 112384.716686                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 108356.220675                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        348991                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       146410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          473                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               40114                       # Transaction distribution
-system.membus.trans_dist::ReadResp              76256                       # Transaction distribution
+system.membus.trans_dist::ReadResp              75609                       # Transaction distribution
 system.membus.trans_dist::WriteReq              27565                       # Transaction distribution
 system.membus.trans_dist::WriteResp             27565                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       131145                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             8918                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq             4561                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq              8                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp            1773                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            137930                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           137930                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         36142                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq         36194                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp        21008                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       128684                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             8545                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq             4547                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq              9                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp            1834                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            135487                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           135487                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         35495                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
+system.membus.trans_dist::InvalidateResp        22240                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105436                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2006                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       485390                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       592842                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        93962                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        93962                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 686804                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       476439                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       583891                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        95179                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        95179                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 679070                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159093                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4012                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17249660                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     17412785                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2320704                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      2320704                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                19733489                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              305                       # Total snoops (count)
-system.membus.snoop_fanout::samples            422579                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     16891580                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     17054705                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2321600                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      2321600                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                19376305                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                              335                       # Total snoops (count)
+system.membus.snoop_fanout::samples            342553                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.015446                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.123318                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  422579    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  337262     98.46%     98.46% # Request fanout histogram
+system.membus.snoop_fanout::1                    5291      1.54%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              422579                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            54358000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              342553                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            56458000                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy              678498                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy              682999                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy           480577516                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy           493971550                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy          576478500                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy          649041000                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy             796581                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy             721087                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2955,60 +3021,60 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests      5652843                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2841066                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests        44935                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops            620                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops          620                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5640723                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2834949                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests        44718                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops            306                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          306                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq             111947                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2627538                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadReq             110707                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2619793                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             27565                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            27565                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       760857                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1977299                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          146342                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq            2855                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp           2881                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           296355                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          296355                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1977848                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       537745                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        15186                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5950911                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2624542                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        25489                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       101525                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               8702467                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    253157304                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     97861113                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        41336                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       179388                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              351239141                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          193521                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          4203916                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.021594                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.145353                       # Request fanout histogram
+system.toL2Bus.trans_dist::WritebackDirty       747367                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1971000                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          146335                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq            2812                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq            29                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp           2841                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           296829                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          296829                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1971549                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       537547                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4488                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5931996                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2625304                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        25197                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        99111                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               8681608                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    252349880                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     97897081                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        40804                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       174056                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              350461821                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          123025                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          4134634                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.021870                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.146260                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                4113137     97.84%     97.84% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                  90779      2.16%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                4044208     97.81%     97.81% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                  90426      2.19%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            4203916                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         3441095952                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            4134634                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         3415021456                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           260919                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           230913                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        1872616750                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        1843284752                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy         760133706                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy         768458163                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy          11021467                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy          10591473                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy          48273206                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy          47113721                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt
index c3b5f0f58..a8fee84d0 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-o3/stats.txt
@@ -1,139 +1,139 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.817566                       # Number of seconds simulated
-sim_ticks                                2817566302500                       # Number of ticks simulated
-final_tick                               2817566302500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.804583                       # Number of seconds simulated
+sim_ticks                                2804582834000                       # Number of ticks simulated
+final_tick                               2804582834000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 130714                       # Simulator instruction rate (inst/s)
-host_op_rate                                   158652                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             3149885183                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 588664                       # Number of bytes of host memory used
-host_seconds                                   894.50                       # Real time elapsed on the host
-sim_insts                                   116922977                       # Number of instructions simulated
-sim_ops                                     141913965                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 128680                       # Simulator instruction rate (inst/s)
+host_op_rate                                   156182                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             3087037891                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 586780                       # Number of bytes of host memory used
+host_seconds                                   908.50                       # Real time elapsed on the host
+sim_insts                                   116905819                       # Number of instructions simulated
+sim_ops                                     141891765                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker         3776                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker         3968                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst           681792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          5202336                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker         4864                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           690880                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          4586120                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           685504                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          5035168                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker         4288                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           692224                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          4774856                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11170792                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       681792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       690880                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1372672                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8446592                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             11197032                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       685504                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       692224                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1377728                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8413760                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17516                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data             8                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8464116                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker           59                       # Number of read requests responded to by this memory
+system.physmem.bytes_written::total           8431284                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker           62                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             10653                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             81805                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker           76                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             10795                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             71660                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             10711                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             79193                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker           67                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             10816                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             74609                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                175064                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          131978                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                175474                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          131465                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4379                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                2                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               136359                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          1340                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total               135846                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          1415                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu0.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              241979                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             1846393                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          1726                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst              245205                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data             1627688                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide              341                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 3964695                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         241979                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst         245205                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             487184                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2997833                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               6217                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              244423                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             1795336                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          1529                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst              246819                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data             1702519                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide              342                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 3992406                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         244423                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst         246819                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             491242                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3000004                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6245                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  3                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3004052                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2997833                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         1340                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3006252                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3000004                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         1415                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             241979                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            1852610                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         1726                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst             245205                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data            1627691                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide             341                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6968747                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        175065                       # Number of read requests accepted
-system.physmem.writeReqs                       136359                       # Number of write requests accepted
-system.physmem.readBursts                      175065                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     136359                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 11195328                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      8832                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   8476864                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  11170856                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                8464116                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      138                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_total::cpu0.inst             244423                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            1801581                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         1529                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst             246819                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data            1702522                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide             342                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                6998658                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        175475                       # Number of read requests accepted
+system.physmem.writeReqs                       135846                       # Number of write requests accepted
+system.physmem.readBursts                      175475                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     135846                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 11220480                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      9920                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   8444352                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  11197096                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                8431284                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      155                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                    3888                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               12026                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               11043                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               11014                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               11213                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               11525                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               11226                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               11723                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               11697                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               10818                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               11281                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              10383                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               9838                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              10204                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10800                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10202                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               9934                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                8926                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                8447                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                8579                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                8754                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                8390                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                8423                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                8479                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                8702                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                8251                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                8712                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               8030                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7698                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               7882                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               8282                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7677                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7219                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               11302                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               11252                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               11256                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               10710                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               11532                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               11381                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               12180                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               12061                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               10232                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               10264                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              10575                       # Per bank write bursts
+system.physmem.perBankRdBursts::11               9266                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              10585                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              11349                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              10873                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              10502                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                8422                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                8567                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                8697                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                8116                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                8443                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                8487                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                9141                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                9034                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                7740                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                7663                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               7868                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               6935                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               8081                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               8671                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               8304                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               7774                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          24                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2817566126000                       # Total gap between requests
+system.physmem.numWrRetry                           8                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2804582655500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                     542                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      14                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  174509                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  174919                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                   4381                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 131978                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    104121                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     62577                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                      6503                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      1707                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         9                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 131465                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    103782                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     61323                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                      8444                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                      1751                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                        10                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::7                         1                       # What read queue length does an incoming req see
@@ -161,179 +161,179 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                       111                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::0                       104                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::1                       100                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::2                        97                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                        96                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                        93                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                        93                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                        94                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                        92                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                        88                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                        89                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                       89                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                       84                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                       84                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                       84                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1952                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3022                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     5719                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     6320                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     7438                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6887                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6763                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7080                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7618                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7290                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     7980                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     8873                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7875                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     8464                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     9871                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7932                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     7710                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     7573                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      278                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      221                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      208                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      152                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      142                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      177                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      117                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      154                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      110                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      100                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      121                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      137                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      134                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      109                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                       90                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      122                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      103                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       85                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       67                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       92                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       69                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       69                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       92                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       54                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        65817                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      298.891289                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     176.511638                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     322.918519                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          24962     37.93%     37.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        16108     24.47%     62.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         6699     10.18%     72.58% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3770      5.73%     78.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2952      4.49%     82.79% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1615      2.45%     85.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1043      1.58%     86.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1102      1.67%     88.50% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         7566     11.50%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          65817                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          6524                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        26.807940                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      488.205097                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           6522     99.97%     99.97% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::3                        93                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                        90                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                        89                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                        88                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                        86                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                        85                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                        86                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                       83                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                       81                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                       81                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                       79                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                       80                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                     1991                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     2938                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     4623                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     6321                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     6869                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     6833                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     7219                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     7578                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     8259                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8160                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     9355                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     9879                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     8167                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     8204                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     8449                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     7288                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     7195                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     6902                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      330                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      290                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      283                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      241                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      201                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      205                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      156                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      200                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      153                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      172                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      156                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      172                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      159                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      182                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      151                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                       97                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      123                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      115                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      128                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       94                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      135                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      101                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       94                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      102                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       97                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       71                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       63                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       46                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       30                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       23                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       36                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        64935                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      302.837730                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     178.379870                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     326.140175                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          24467     37.68%     37.68% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        15703     24.18%     61.86% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         6760     10.41%     72.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3722      5.73%     78.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2848      4.39%     82.39% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1541      2.37%     84.76% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         1091      1.68%     86.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         1047      1.61%     88.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         7756     11.94%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          64935                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          6659                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        26.328127                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      478.808129                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           6657     99.97%     99.97% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::6144-8191            1      0.02%     99.98% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::36864-38911            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            6524                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          6524                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        20.302115                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.296217                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       14.183093                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3                18      0.28%      0.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                 6      0.09%      0.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11                6      0.09%      0.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15               9      0.14%      0.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            5697     87.32%     87.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             177      2.71%     90.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              43      0.66%     91.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              57      0.87%     92.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              27      0.41%     92.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              20      0.31%     92.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              60      0.92%     93.81% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              10      0.15%     93.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             144      2.21%     96.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              12      0.18%     96.35% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               5      0.08%     96.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              10      0.15%     96.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              63      0.97%     97.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               9      0.14%     97.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               2      0.03%     97.72% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              26      0.40%     98.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              90      1.38%     99.49% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               1      0.02%     99.51% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-99               2      0.03%     99.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             1      0.02%     99.56% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             3      0.05%     99.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.02%     99.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             5      0.08%     99.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             1      0.02%     99.71% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             3      0.05%     99.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             9      0.14%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::152-155             2      0.03%     99.92% # Writes before turning the bus around for reads
+system.physmem.rdPerTurnAround::total            6659                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          6659                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        19.814236                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.240992                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       12.368669                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3                11      0.17%      0.17% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                 8      0.12%      0.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-11                5      0.08%      0.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15               7      0.11%      0.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            5729     86.03%     86.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23             143      2.15%     88.65% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              83      1.25%     89.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              58      0.87%     90.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             282      4.23%     95.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              54      0.81%     95.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              22      0.33%     96.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              10      0.15%     96.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              13      0.20%     96.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               9      0.14%     96.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               8      0.12%     96.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               5      0.08%     96.82% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             158      2.37%     99.19% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               4      0.06%     99.25% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               2      0.03%     99.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               9      0.14%     99.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               3      0.05%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               1      0.02%     99.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               2      0.03%     99.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             2      0.03%     99.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             6      0.09%     99.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             1      0.02%     99.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123             2      0.03%     99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            13      0.20%     99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             4      0.06%     99.92% # Writes before turning the bus around for reads
 system.physmem.wrPerTurnAround::156-159             1      0.02%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-163             2      0.03%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             2      0.03%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            6524                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     2763863500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                6043744750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    874635000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       15800.10                       # Average queueing delay per DRAM burst
+system.physmem.wrPerTurnAround::160-163             1      0.02%     99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175             1      0.02%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             1      0.02%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-195             1      0.02%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            6659                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     2658321750                       # Total ticks spent queuing
+system.physmem.totMemAccLat                5945571750                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    876600000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       15162.68                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  34550.10                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           3.97                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  33912.68                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           4.00                       # Average DRAM read bandwidth in MiByte/s
 system.physmem.avgWrBW                           3.01                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        3.96                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        3.00                       # Average system write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        3.99                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        3.01                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.74                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        12.81                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     143943                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     97617                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   82.29                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.69                       # Row buffer hit rate for writes
-system.physmem.avgGap                      9047363.49                       # Average gap between requests
-system.physmem.pageHitRate                      78.58                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  262097640                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  143009625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 713442600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                445176000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           184029555840                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            80250373530                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1620143225250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1885986880485                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.367938                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2695137554500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     94084640000                       # Time in different power states
+system.physmem.avgRdQLen                         1.82                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        11.41                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     144869                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     97458                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   82.63                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  73.86                       # Row buffer hit rate for writes
+system.physmem.avgGap                      9008652.34                       # Average gap between requests
+system.physmem.pageHitRate                      78.86                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  258385680                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  140984250                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 715049400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                446517360                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           183181277760                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            78012609390                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1614313697250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1877068521090                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              669.287723                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2685462700000                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     93650960000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     28341635500                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     25469163500                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  235478880                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  128485500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 650980200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                413106480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           184029555840                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            79085591640                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1621164963750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1885708162290                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.269016                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2696848801250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     94084640000                       # Time in different power states
+system.physmem_1.actEnergy                  232522920                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  126872625                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 652438800                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                408473280                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           183181277760                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            77055662610                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1615153124250                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1876810372245                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              669.195678                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2686857596250                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     93650960000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     26632850750                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     24067808750                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst          768                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total           768                       # Number of bytes read from this memory
@@ -341,31 +341,31 @@ system.realview.nvmem.bytes_inst_read::cpu0.inst          768
 system.realview.nvmem.bytes_inst_read::total          768                       # Number of instructions bytes read from this memory
 system.realview.nvmem.num_reads::cpu0.inst           12                       # Number of read requests responded to by this memory
 system.realview.nvmem.num_reads::total             12                       # Number of read requests responded to by this memory
-system.realview.nvmem.bw_read::cpu0.inst          273                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_read::total              273                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::cpu0.inst          273                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::total          273                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total::cpu0.inst          273                       # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bw_total::total             273                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.inst          274                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total              274                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst          274                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total          274                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst          274                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total             274                       # Total bandwidth to/from this memory (bytes/s)
 system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
 system.cf0.dma_read_bytes                        1024                       # Number of bytes transfered via DMA reads (not PRD).
 system.cf0.dma_read_txs                             1                       # Number of DMA read transactions (not PRD).
 system.cf0.dma_write_full_pages                   540                       # Number of full page size DMA writes.
 system.cf0.dma_write_bytes                    2318336                       # Number of bytes transfered via DMA writes.
 system.cf0.dma_write_txs                          631                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups               26582301                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         13715885                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect           494954                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            15490869                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits                8022372                       # Number of BTB hits
+system.cpu0.branchPred.lookups               26563319                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         13759388                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect           495774                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            16214186                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits                8026564                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            51.787747                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS                6629975                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect             28839                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        4497397                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           4389117                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses          108280                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted        31787                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            49.503342                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS                6609603                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect             28316                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        4513473                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits           4401835                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses          111638                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted        31883                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -396,88 +396,88 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                    58814                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort               58814                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        17346                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        14926                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore        26542                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples        32272                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean   726.791026                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev  4755.027696                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-16383        31886     98.80%     98.80% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::16384-32767          277      0.86%     99.66% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::32768-49151           61      0.19%     99.85% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::49152-65535           23      0.07%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::65536-81919           11      0.03%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::81920-98303            3      0.01%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::98304-114687            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::114688-131071            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::147456-163839            3      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total        32272                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples        12665                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 13014.923016                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 10587.989224                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev  9127.008729                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-32767        12438     98.21%     98.21% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::32768-65535          206      1.63%     99.83% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-98303            5      0.04%     99.87% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::98304-131071            9      0.07%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-163839            6      0.05%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::294912-327679            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total        12665                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples  90261197040                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.667138                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.493122                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0-1  90178529040     99.91%     99.91% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::2-3     56487500      0.06%     99.97% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::4-5     11942500      0.01%     99.98% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::6-7      4980500      0.01%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::8-9      3127500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::10-11      1706500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::12-13      1155500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::14-15      2289000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::16-17       484000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::18-19       141500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::20-21        89500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::22-23        39000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::24-25       163500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::26-27        25500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::28-29        11500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::30-31        24500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total  90261197040                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         3551     69.31%     69.31% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1572     30.69%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         5123                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        58814                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                    59132                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort               59132                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level1        17796                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level2        14691                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore        26645                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples        32487                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::mean   741.511989                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::stdev  4828.940187                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0-16383        32073     98.73%     98.73% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::16384-32767          302      0.93%     99.66% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::32768-49151           58      0.18%     99.83% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::49152-65535           24      0.07%     99.91% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::65536-81919           12      0.04%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::81920-98303            5      0.02%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::98304-114687            4      0.01%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::114688-131071            5      0.02%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::147456-163839            4      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total        32487                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples        12954                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 13356.453605                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 11053.395474                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev  8313.507092                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-16383         9693     74.83%     74.83% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::16384-32767         2999     23.15%     97.98% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-49151          232      1.79%     99.77% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::49152-65535           12      0.09%     99.86% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-81919            3      0.02%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::81920-98303           11      0.08%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-114687            3      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::180224-196607            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total        12954                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples  80893447336                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     0.689246                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::stdev     0.490660                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0-1  80809388336     99.90%     99.90% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::2-3     57018000      0.07%     99.97% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::4-5     12830500      0.02%     99.98% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::6-7      5059000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::8-9      2818000      0.00%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::10-11      1843000      0.00%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::12-13      1116000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::14-15      1980000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::16-17       463500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::18-19       218500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::20-21       179500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::22-23        36500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::24-25       167500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::26-27        41000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::28-29        27000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::30-31       261000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total  80893447336                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         3543     69.38%     69.38% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1564     30.62%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         5107                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        59132                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        58814                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5123                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        59132                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5107                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5123                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        63937                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5107                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        64239                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    13996599                       # DTB read hits
-system.cpu0.dtb.read_misses                     49814                       # DTB read misses
-system.cpu0.dtb.write_hits                   10431599                       # DTB write hits
-system.cpu0.dtb.write_misses                     9000                       # DTB write misses
-system.cpu0.dtb.flush_tlb                         179                       # Number of times complete TLB was flushed
-system.cpu0.dtb.flush_tlb_mva                     456                       # Number of times TLB was flushed by MVA
+system.cpu0.dtb.read_hits                    13759363                       # DTB read hits
+system.cpu0.dtb.read_misses                     49716                       # DTB read misses
+system.cpu0.dtb.write_hits                   10256386                       # DTB write hits
+system.cpu0.dtb.write_misses                     9416                       # DTB write misses
+system.cpu0.dtb.flush_tlb                         182                       # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva                     445                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3299                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                      781                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  1241                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_entries                    3461                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                      822                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                  1317                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      730                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                14046413                       # DTB read accesses
-system.cpu0.dtb.write_accesses               10440599                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      673                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                13809079                       # DTB read accesses
+system.cpu0.dtb.write_accesses               10265802                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         24428198                       # DTB hits
-system.cpu0.dtb.misses                          58814                       # DTB misses
-system.cpu0.dtb.accesses                     24487012                       # DTB accesses
+system.cpu0.dtb.hits                         24015749                       # DTB hits
+system.cpu0.dtb.misses                          59132                       # DTB misses
+system.cpu0.dtb.accesses                     24074881                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -507,798 +507,796 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                     7918                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort                7918                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walksShortTerminationLevel::Level1         2364                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksShortTerminationLevel::Level2         4650                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksSquashedBefore          904                       # Table walks squashed before starting
-system.cpu0.itb.walker.walkWaitTime::samples         7014                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::mean  1709.295694                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::stdev  7049.166862                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0-8191         6549     93.37%     93.37% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::8192-16383          244      3.48%     96.85% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::16384-24575          111      1.58%     98.43% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::24576-32767           40      0.57%     99.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::32768-40959           16      0.23%     99.23% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::40960-49151           20      0.29%     99.52% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::49152-57343            6      0.09%     99.60% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::57344-65535           11      0.16%     99.76% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::65536-73727            6      0.09%     99.84% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::73728-81919            2      0.03%     99.87% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::81920-90111            4      0.06%     99.93% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::90112-98303            1      0.01%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::98304-106495            3      0.04%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::114688-122879            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total         7014                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples         3153                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 12090.865842                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean  9887.284211                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev  7911.936320                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-16383         2500     79.29%     79.29% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::16384-32767          629     19.95%     99.24% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::32768-49151           19      0.60%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::49152-65535            3      0.10%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::114688-131071            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-147455            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total         3153                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples  43016532284                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     0.690427                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::stdev     0.462733                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0    13322631928     30.97%     30.97% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1    29689752356     69.02%     99.99% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::2        2941500      0.01%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::3         833500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::4         255500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::5          93500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::6          24000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total  43016532284                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         1677     74.57%     74.57% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          572     25.43%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         2249                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                     7852                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort                7852                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walksShortTerminationLevel::Level1         2338                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksShortTerminationLevel::Level2         4601                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksSquashedBefore          913                       # Table walks squashed before starting
+system.cpu0.itb.walker.walkWaitTime::samples         6939                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::mean  1482.922611                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::stdev  5881.501681                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0-8191         6495     93.60%     93.60% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::8192-16383          232      3.34%     96.94% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::16384-24575          124      1.79%     98.73% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::24576-32767           39      0.56%     99.29% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::32768-40959           13      0.19%     99.48% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::40960-49151           15      0.22%     99.70% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::49152-57343           10      0.14%     99.84% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::57344-65535            3      0.04%     99.88% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::65536-73727            4      0.06%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::73728-81919            2      0.03%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::81920-90111            2      0.03%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         6939                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples         3247                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 12392.208192                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 10258.914411                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev  7404.792558                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-8191         1195     36.80%     36.80% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::8192-16383         1373     42.29%     79.09% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::16384-24575          618     19.03%     98.12% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::24576-32767           36      1.11%     99.23% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-40959           12      0.37%     99.60% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::40960-49151            8      0.25%     99.85% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::49152-57343            3      0.09%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::57344-65535            1      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::81920-90111            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total         3247                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples  29354741784                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     0.621127                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::stdev     0.485486                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0    11126118428     37.90%     37.90% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1    18225065856     62.09%     99.99% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::2        2842500      0.01%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::3         576000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::4         139000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total  29354741784                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         1743     74.68%     74.68% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          591     25.32%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         2334                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         7918                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total         7918                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         7852                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total         7852                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2249                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2249                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total        10167                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    20135553                       # ITB inst hits
-system.cpu0.itb.inst_misses                      7918                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2334                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2334                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total        10186                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    19905461                       # ITB inst hits
+system.cpu0.itb.inst_misses                      7852                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                         179                       # Number of times complete TLB was flushed
-system.cpu0.itb.flush_tlb_mva                     456                       # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb                         182                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva                     445                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    2166                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    2294                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                     1314                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                     1258                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                20143471                       # ITB inst accesses
-system.cpu0.itb.hits                         20135553                       # DTB hits
-system.cpu0.itb.misses                           7918                       # DTB misses
-system.cpu0.itb.accesses                     20143471                       # DTB accesses
-system.cpu0.numCycles                       111793147                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                19913313                       # ITB inst accesses
+system.cpu0.itb.hits                         19905461                       # DTB hits
+system.cpu0.itb.misses                           7852                       # DTB misses
+system.cpu0.itb.accesses                     19913313                       # DTB accesses
+system.cpu0.numCycles                       106457732                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles          39618267                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                     104005693                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                   26582301                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches          19041464                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                     66973533                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles                3106371                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                    109142                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles                4323                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingDrainCycles              492                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu0.fetch.PendingTrapStallCycles       147946                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.PendingQuiesceStallCycles       134023                       # Number of stall cycles due to pending quiesce instructions
-system.cpu0.fetch.IcacheWaitRetryStallCycles          629                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                 20133698                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes               348335                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.ItlbSquashes                   4138                       # Number of outstanding ITLB misses that were squashed
-system.cpu0.fetch.rateDist::samples         108541503                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             1.150586                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            2.270795                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.icacheStallCycles          39778101                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu0.fetch.Insts                     102329331                       # Number of instructions fetch has processed
+system.cpu0.fetch.Branches                   26563319                       # Number of branches that fetch encountered
+system.cpu0.fetch.predictedBranches          19038002                       # Number of branches that fetch has predicted taken
+system.cpu0.fetch.Cycles                     62116027                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu0.fetch.SquashCycles                3105600                       # Number of cycles fetch has spent squashing
+system.cpu0.fetch.TlbCycles                    111146                       # Number of cycles fetch has spent waiting for tlb
+system.cpu0.fetch.MiscStallCycles                3723                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu0.fetch.PendingDrainCycles              374                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu0.fetch.PendingTrapStallCycles       142117                       # Number of stall cycles due to pending traps
+system.cpu0.fetch.PendingQuiesceStallCycles       123224                       # Number of stall cycles due to pending quiesce instructions
+system.cpu0.fetch.IcacheWaitRetryStallCycles          483                       # Number of stall cycles due to full MSHR
+system.cpu0.fetch.CacheLines                 19903626                       # Number of cache lines fetched
+system.cpu0.fetch.IcacheSquashes               349456                       # Number of outstanding Icache misses that were squashed
+system.cpu0.fetch.ItlbSquashes                   4039                       # Number of outstanding ITLB misses that were squashed
+system.cpu0.fetch.rateDist::samples         103827958                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::mean             1.185750                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::stdev            2.289369                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0                79990694     73.70%     73.70% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1                 3816909      3.52%     77.21% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                 2386840      2.20%     79.41% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3                 8006128      7.38%     86.79% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::4                 1535692      1.41%     88.20% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::5                 1070295      0.99%     89.19% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::6                 6024989      5.55%     94.74% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::7                 1046446      0.96%     95.70% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::8                 4663510      4.30%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::0                75543670     72.76%     72.76% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::1                 3812816      3.67%     76.43% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::2                 2351525      2.26%     78.70% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::3                 7978907      7.68%     86.38% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::4                 1585659      1.53%     87.91% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::5                  993143      0.96%     88.86% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::6                 6063618      5.84%     94.70% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::7                 1017561      0.98%     95.68% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::8                 4481059      4.32%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total           108541503                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.237781                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       0.930341                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles                27078357                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles             63118683                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                 15442618                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles              1487824                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles               1413697                       # Number of cycles decode is squashing
-system.cpu0.decode.BranchResolved             1876108                       # Number of times decode resolved a branch
-system.cpu0.decode.BranchMispred               141386                       # Number of times decode detected a branch misprediction
-system.cpu0.decode.DecodedInsts              86216951                       # Number of instructions handled by decode
-system.cpu0.decode.SquashedInsts               468944                       # Number of squashed instructions handled by decode
-system.cpu0.rename.SquashCycles               1413697                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles                27917312                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles                6737317                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles      45777609                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                 16085983                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles             10609270                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts              82519213                       # Number of instructions processed by rename
-system.cpu0.rename.ROBFullEvents                 1975                       # Number of times rename has blocked due to ROB full
-system.cpu0.rename.IQFullEvents               1079762                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents                279653                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents               8498365                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.RenamedOperands           84889546                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups            380829987                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups        92265906                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups             6437                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps             72096231                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                12793299                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts           1560839                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts       1462535                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                  8709532                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads            14755108                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores           11569793                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads          2006584                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores         2797109                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                  79506629                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded            1117012                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                 76470203                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued            91035                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined       10513087                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined     23255127                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved        107098                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples    108541503                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        0.704525                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       1.408140                       # Number of insts issued each cycle
+system.cpu0.fetch.rateDist::total           103827958                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.branchRate                 0.249520                       # Number of branch fetches per cycle
+system.cpu0.fetch.rate                       0.961220                       # Number of inst fetches per cycle
+system.cpu0.decode.IdleCycles                27448347                       # Number of cycles decode is idle
+system.cpu0.decode.BlockedCycles             58255743                       # Number of cycles decode is blocked
+system.cpu0.decode.RunCycles                 15281337                       # Number of cycles decode is running
+system.cpu0.decode.UnblockCycles              1431455                       # Number of cycles decode is unblocking
+system.cpu0.decode.SquashCycles               1410775                       # Number of cycles decode is squashing
+system.cpu0.decode.BranchResolved             1819074                       # Number of times decode resolved a branch
+system.cpu0.decode.BranchMispred               143809                       # Number of times decode detected a branch misprediction
+system.cpu0.decode.DecodedInsts              84464795                       # Number of instructions handled by decode
+system.cpu0.decode.SquashedInsts               475260                       # Number of squashed instructions handled by decode
+system.cpu0.rename.SquashCycles               1410775                       # Number of cycles rename is squashing
+system.cpu0.rename.IdleCycles                28253862                       # Number of cycles rename is idle
+system.cpu0.rename.BlockCycles                6710507                       # Number of cycles rename is blocking
+system.cpu0.rename.serializeStallCycles      43964237                       # count of cycles rename stalled for serializing inst
+system.cpu0.rename.RunCycles                 15899574                       # Number of cycles rename is running
+system.cpu0.rename.UnblockCycles              7588686                       # Number of cycles rename is unblocking
+system.cpu0.rename.RenamedInsts              80835076                       # Number of instructions processed by rename
+system.cpu0.rename.ROBFullEvents                 4210                       # Number of times rename has blocked due to ROB full
+system.cpu0.rename.IQFullEvents               1036846                       # Number of times rename has blocked due to IQ full
+system.cpu0.rename.LQFullEvents                275223                       # Number of times rename has blocked due to LQ full
+system.cpu0.rename.SQFullEvents               5569610                       # Number of times rename has blocked due to SQ full
+system.cpu0.rename.RenamedOperands           83235701                       # Number of destination operands rename has renamed
+system.cpu0.rename.RenameLookups            372792978                       # Number of register rename lookups that rename has made
+system.cpu0.rename.int_rename_lookups        90140763                       # Number of integer rename lookups
+system.cpu0.rename.fp_rename_lookups             7010                       # Number of floating rename lookups
+system.cpu0.rename.CommittedMaps             70379825                       # Number of HB maps that are committed
+system.cpu0.rename.UndoneMaps                12855876                       # Number of HB maps that are undone due to squashing
+system.cpu0.rename.serializingInsts           1526723                       # count of serializing insts renamed
+system.cpu0.rename.tempSerializingInsts       1432794                       # count of temporary serializing insts renamed
+system.cpu0.rename.skidInsts                  8313035                       # count of insts added to the skid buffer
+system.cpu0.memDep0.insertedLoads            14557991                       # Number of loads inserted to the mem dependence unit.
+system.cpu0.memDep0.insertedStores           11307773                       # Number of stores inserted to the mem dependence unit.
+system.cpu0.memDep0.conflictingLoads          1955979                       # Number of conflicting loads.
+system.cpu0.memDep0.conflictingStores         2652434                       # Number of conflicting stores.
+system.cpu0.iq.iqInstsAdded                  77887971                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu0.iq.iqNonSpecInstsAdded            1057787                       # Number of non-speculative instructions added to the IQ
+system.cpu0.iq.iqInstsIssued                 74749052                       # Number of instructions issued
+system.cpu0.iq.iqSquashedInstsIssued            90659                       # Number of squashed instructions issued
+system.cpu0.iq.iqSquashedInstsExamined       10605329                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu0.iq.iqSquashedOperandsExamined     23154537                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu0.iq.iqSquashedNonSpecRemoved        112514                       # Number of squashed non-spec instructions that were removed
+system.cpu0.iq.issued_per_cycle::samples    103827958                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::mean        0.719932                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::stdev       1.414021                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0           78039194     71.90%     71.90% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1           10217369      9.41%     81.31% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2            7697876      7.09%     88.40% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3            6506516      5.99%     94.40% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4            2324489      2.14%     96.54% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5            1523922      1.40%     97.94% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::6            1470166      1.35%     99.30% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::7             496796      0.46%     99.76% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::8             265175      0.24%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::0           73906108     71.18%     71.18% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::1           10009384      9.64%     80.82% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::2            7640879      7.36%     88.18% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::3            6355260      6.12%     94.30% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::4            2281294      2.20%     96.50% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::5            1454406      1.40%     97.90% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::6            1486828      1.43%     99.33% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::7             476436      0.46%     99.79% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::8             217363      0.21%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total      108541503                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::total      103827958                       # Number of insts issued each cycle
 system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu                 114394     10.01%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                     1      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                      0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.01% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead                533468     46.67%     56.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite               495163     43.32%    100.00% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntAlu                  96059      8.82%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntMult                     1      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntDiv                      0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatMult                   0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMult                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShift                   0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.82% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemRead                522555     47.96%     56.78% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemWrite               470896     43.22%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass             1057      0.00%      0.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu             50961896     66.64%     66.64% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult               57056      0.07%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc          4042      0.01%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            3      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.72% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead            14381965     18.81%     85.53% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite           11064184     14.47%    100.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::No_OpClass             2193      0.00%      0.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntAlu             49733964     66.53%     66.54% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntMult               57150      0.08%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatDiv              2      0.00%     66.61% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMisc          4360      0.01%     66.62% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.62% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMultAcc            1      0.00%     66.62% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.62% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemRead            14140204     18.92%     85.54% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemWrite           10811178     14.46%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total              76470203                       # Type of FU issued
-system.cpu0.iq.rate                          0.684033                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                    1143026                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.014947                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads         262701898                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes         91181243                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses     74205181                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads              14072                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes              8084                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses         6077                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses              77604626                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                   7546                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads          356476                       # Number of loads that had data forwarded from stores
+system.cpu0.iq.FU_type_0::total              74749052                       # Type of FU issued
+system.cpu0.iq.rate                          0.702148                       # Inst issue rate
+system.cpu0.iq.fu_busy_cnt                    1089511                       # FU busy when requested
+system.cpu0.iq.fu_busy_rate                  0.014576                       # FU busy rate (busy events/executed inst)
+system.cpu0.iq.int_inst_queue_reads         254491356                       # Number of integer instruction queue reads
+system.cpu0.iq.int_inst_queue_writes         89595521                       # Number of integer instruction queue writes
+system.cpu0.iq.int_inst_queue_wakeup_accesses     72529451                       # Number of integer instruction queue wakeup accesses
+system.cpu0.iq.fp_inst_queue_reads              14876                       # Number of floating instruction queue reads
+system.cpu0.iq.fp_inst_queue_writes              8869                       # Number of floating instruction queue writes
+system.cpu0.iq.fp_inst_queue_wakeup_accesses         6537                       # Number of floating instruction queue wakeup accesses
+system.cpu0.iq.int_alu_accesses              75828364                       # Number of integer alu accesses
+system.cpu0.iq.fp_alu_accesses                   8006                       # Number of floating point alu accesses
+system.cpu0.iew.lsq.thread0.forwLoads          352891                       # Number of loads that had data forwarded from stores
 system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads      2025396                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses         2046                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation        53693                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores      1019422                       # Number of stores squashed
+system.cpu0.iew.lsq.thread0.squashedLoads      2046517                       # Number of loads squashed
+system.cpu0.iew.lsq.thread0.ignoredResponses         2081                       # Number of memory responses ignored because the instruction is squashed
+system.cpu0.iew.lsq.thread0.memOrderViolation        54500                       # Number of memory ordering violations
+system.cpu0.iew.lsq.thread0.squashedStores      1025754                       # Number of stores squashed
 system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads       206190                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked       120975                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu0.iew.lsq.thread0.rescheduledLoads       203183                       # Number of loads that were rescheduled
+system.cpu0.iew.lsq.thread0.cacheBlocked        83677                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles               1413697                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles                5422271                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles              1092121                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts           80743722                       # Number of instructions dispatched to IQ
-system.cpu0.iew.iewDispSquashedInsts           103923                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts             14755108                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts            11569793                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts            575298                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                 45368                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents              1034932                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents         53693                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect        203963                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect       218205                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts              422168                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts             75920997                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts             14162652                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts           490566                       # Number of squashed instructions skipped in execute
+system.cpu0.iew.iewSquashCycles               1410775                       # Number of cycles IEW is squashing
+system.cpu0.iew.iewBlockCycles                5864401                       # Number of cycles IEW is blocking
+system.cpu0.iew.iewUnblockCycles               637976                       # Number of cycles IEW is unblocking
+system.cpu0.iew.iewDispatchedInsts           79069756                       # Number of instructions dispatched to IQ
+system.cpu0.iew.iewDispSquashedInsts           107726                       # Number of squashed instructions skipped by dispatch
+system.cpu0.iew.iewDispLoadInsts             14557991                       # Number of dispatched load instructions
+system.cpu0.iew.iewDispStoreInsts            11307773                       # Number of dispatched store instructions
+system.cpu0.iew.iewDispNonSpecInsts            551458                       # Number of dispatched non-speculative instructions
+system.cpu0.iew.iewIQFullEvents                 44492                       # Number of times the IQ has become full, causing a stall
+system.cpu0.iew.iewLSQFullEvents               582169                       # Number of times the LSQ has become full, causing a stall
+system.cpu0.iew.memOrderViolationEvents         54500                       # Number of memory order violations
+system.cpu0.iew.predictedTakenIncorrect        204607                       # Number of branches that were predicted taken incorrectly
+system.cpu0.iew.predictedNotTakenIncorrect       218688                       # Number of branches that were predicted not taken incorrectly
+system.cpu0.iew.branchMispredicts              423295                       # Number of branch mispredicts detected at execute
+system.cpu0.iew.iewExecutedInsts             74201167                       # Number of executed instructions
+system.cpu0.iew.iewExecLoadInsts             13921134                       # Number of load instructions executed
+system.cpu0.iew.iewExecSquashedInsts           488864                       # Number of squashed instructions skipped in execute
 system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                       120081                       # number of nop insts executed
-system.cpu0.iew.exec_refs                    25131819                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches                14053120                       # Number of branches executed
-system.cpu0.iew.exec_stores                  10969167                       # Number of stores executed
-system.cpu0.iew.exec_rate                    0.679120                       # Inst execution rate
-system.cpu0.iew.wb_sent                      75353130                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                     74211258                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                 38909862                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                 67987561                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      0.663827                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.572309                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts       10505736                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls        1009914                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts           355428                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples    106122323                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     0.661384                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     1.563144                       # Number of insts commited each cycle
+system.cpu0.iew.exec_nop                       123998                       # number of nop insts executed
+system.cpu0.iew.exec_refs                    24636404                       # number of memory reference insts executed
+system.cpu0.iew.exec_branches                14031471                       # Number of branches executed
+system.cpu0.iew.exec_stores                  10715270                       # Number of stores executed
+system.cpu0.iew.exec_rate                    0.697001                       # Inst execution rate
+system.cpu0.iew.wb_sent                      73687563                       # cumulative count of insts sent to commit
+system.cpu0.iew.wb_count                     72535988                       # cumulative count of insts written-back
+system.cpu0.iew.wb_producers                 37714943                       # num instructions producing a value
+system.cpu0.iew.wb_consumers                 65670191                       # num instructions consuming a value
+system.cpu0.iew.wb_rate                      0.681360                       # insts written-back per cycle
+system.cpu0.iew.wb_fanout                    0.574308                       # average fanout of values written-back
+system.cpu0.commit.commitSquashedInsts       10562082                       # The number of squashed insts skipped by commit
+system.cpu0.commit.commitNonSpecStalls         945273                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu0.commit.branchMispredicts           353712                       # The number of times a branch was mispredicted
+system.cpu0.commit.committed_per_cycle::samples    101401285                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::mean     0.674752                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::stdev     1.564672                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0     78982453     74.43%     74.43% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1     12211696     11.51%     85.93% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2      6095376      5.74%     91.68% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3      2654698      2.50%     94.18% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4      1273985      1.20%     95.38% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5       842007      0.79%     96.17% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6      1777365      1.67%     97.85% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7       427049      0.40%     98.25% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8      1857694      1.75%    100.00% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::0     74703088     73.67%     73.67% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::1     12065534     11.90%     85.57% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::2      6043146      5.96%     91.53% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::3      2565114      2.53%     94.06% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::4      1263406      1.25%     95.30% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::5       840623      0.83%     96.13% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::6      1825870      1.80%     97.93% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::7       394429      0.39%     98.32% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::8      1700075      1.68%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total    106122323                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts            57860770                       # Number of instructions committed
-system.cpu0.commit.committedOps              70187602                       # Number of ops (including micro ops) committed
+system.cpu0.commit.committed_per_cycle::total    101401285                       # Number of insts commited each cycle
+system.cpu0.commit.committedInsts            56174796                       # Number of instructions committed
+system.cpu0.commit.committedOps              68420730                       # Number of ops (including micro ops) committed
 system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                      23280083                       # Number of memory references committed
-system.cpu0.commit.loads                     12729712                       # Number of loads committed
-system.cpu0.commit.membars                     412824                       # Number of memory barriers committed
-system.cpu0.commit.branches                  13343572                       # Number of branches committed
-system.cpu0.commit.fp_insts                      5690                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                 61639242                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls             2627168                       # Number of function calls committed.
+system.cpu0.commit.refs                      22793493                       # Number of memory references committed
+system.cpu0.commit.loads                     12511474                       # Number of loads committed
+system.cpu0.commit.membars                     380410                       # Number of memory barriers committed
+system.cpu0.commit.branches                  13308961                       # Number of branches committed
+system.cpu0.commit.fp_insts                      6093                       # Number of committed floating point instructions.
+system.cpu0.commit.int_insts                 59905864                       # Number of committed integer instructions.
+system.cpu0.commit.function_calls             2612225                       # Number of function calls committed.
 system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu        46847826     66.75%     66.75% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult          55651      0.08%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc         4042      0.01%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.83% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead       12729712     18.14%     84.97% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite      10550371     15.03%    100.00% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntAlu        45567261     66.60%     66.60% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntMult          55619      0.08%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntDiv               0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatMult            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMult             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShift            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     66.68% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMisc         4357      0.01%     66.69% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     66.69% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.69% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.69% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemRead       12511474     18.29%     84.97% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemWrite      10282019     15.03%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total         70187602                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events              1857694                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                   172582589                       # The number of ROB reads
-system.cpu0.rob.rob_writes                  163805074                       # The number of ROB writes
-system.cpu0.timesIdled                         387475                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                        3251644                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.quiesceCycles                  2095657765                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.committedInsts                   57783718                       # Number of Instructions Simulated
-system.cpu0.committedOps                     70110550                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              1.934682                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        1.934682                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              0.516881                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        0.516881                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads                82769836                       # number of integer regfile reads
-system.cpu0.int_regfile_writes               47340037                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                    16967                       # number of floating regfile reads
-system.cpu0.fp_regfile_writes                   13430                       # number of floating regfile writes
-system.cpu0.cc_regfile_reads                268235222                       # number of cc regfile reads
-system.cpu0.cc_regfile_writes                27675650                       # number of cc regfile writes
-system.cpu0.misc_regfile_reads              149360983                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes                774294                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements           854223                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.975115                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           42339802                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           854735                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            49.535589                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle        151893500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   245.630516                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   266.344600                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.479747                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.520204                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
+system.cpu0.commit.op_class_0::total         68420730                       # Class of committed instruction
+system.cpu0.commit.bw_lim_events              1700075                       # number cycles where commit BW limit reached
+system.cpu0.rob.rob_reads                   166296825                       # The number of ROB reads
+system.cpu0.rob.rob_writes                  160391499                       # The number of ROB writes
+system.cpu0.timesIdled                         400345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu0.idleCycles                        2629774                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.quiesceCycles                  2956130676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.committedInsts                   56094495                       # Number of Instructions Simulated
+system.cpu0.committedOps                     68340429                       # Number of Ops (including micro ops) Simulated
+system.cpu0.cpi                              1.897829                       # CPI: Cycles Per Instruction
+system.cpu0.cpi_total                        1.897829                       # CPI: Total CPI of All Threads
+system.cpu0.ipc                              0.526918                       # IPC: Instructions Per Cycle
+system.cpu0.ipc_total                        0.526918                       # IPC: Total IPC of All Threads
+system.cpu0.int_regfile_reads                80764366                       # number of integer regfile reads
+system.cpu0.int_regfile_writes               46165163                       # number of integer regfile writes
+system.cpu0.fp_regfile_reads                    17106                       # number of floating regfile reads
+system.cpu0.fp_regfile_writes                   13230                       # number of floating regfile writes
+system.cpu0.cc_regfile_reads                262463332                       # number of cc regfile reads
+system.cpu0.cc_regfile_writes                27226302                       # number of cc regfile writes
+system.cpu0.misc_regfile_reads              143950426                       # number of misc regfile reads
+system.cpu0.misc_regfile_writes                725062                       # number of misc regfile writes
+system.cpu0.dcache.tags.replacements           852281                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.984445                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           42339306                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           852793                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            49.647811                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle         92671500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   184.071418                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data   327.913027                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.359514                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.640455                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          296                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        189188933                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       189188933                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     12328240                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     12835653                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       25163893                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      7920383                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data      7983564                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      15903947                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       182811                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       180265                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       363076                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       228283                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       217996                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       446279                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       234405                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data       224906                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       459311                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     20248623                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data     20819217                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        41067840                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     20431434                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data     20999482                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       41430916                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       442900                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data       397658                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       840558                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1859287                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data      1835881                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      3695168                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       116986                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data        66485                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       183471                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13472                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        14295                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        27767                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data           32                       # number of StoreCondReq misses
+system.cpu0.dcache.tags.tag_accesses        189174347                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       189174347                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     12233621                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     12935174                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       25168795                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      7652788                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data      8245651                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      15898439                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       177697                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       185293                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       362990                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       209982                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       236483                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       446465                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       216319                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data       243020                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       459339                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     19886409                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data     21180825                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        41067234                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     20064106                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data     21366118                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       41430224                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       399335                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data       433156                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       832491                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1953724                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data      1746335                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      3700059                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data        79458                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data       104494                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       183952                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13729                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        14031                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        27760                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data           50                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu1.data           43                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total           75                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      2302187                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data      2233539                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       4535726                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      2419173                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data      2300024                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      4719197                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   7358360000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   7222407500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  14580767500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 134221650085                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 118315842261                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total 252537492346                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    214336000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    197120000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    411456000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       910500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data      1874000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total      2784500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 141580010085                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data 125538249761                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 267118259846                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 141580010085                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data 125538249761                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 267118259846                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     12771140                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     13233311                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     26004451                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      9779670                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data      9819445                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     19599115                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       299797                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       246750                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       546547                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       241755                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       232291                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       474046                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       234437                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       224949                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       459386                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     22550810                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data     23052756                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     45603566                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     22850607                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data     23299506                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     46150113                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.034680                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.030050                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.032324                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.190118                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.186964                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.188537                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.390217                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.269443                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.335691                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055726                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.061539                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058574                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000136                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000191                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000163                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.102089                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.096888                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.099460                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.105869                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.098716                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.102258                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16614.043802                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 18162.359364                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 17346.533493                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 72189.850241                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 64446.356959                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 68342.628088                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15909.738717                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13789.436866                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14818.165448                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 28453.125000                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 43581.395349                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 37126.666667                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61498.049500                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 56205.980626                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 58892.062670                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 58524.136176                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 54581.278178                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 56602.481279                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs      1652801                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets       341100                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs            53373                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets           2981                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.966987                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets   114.424690                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       704221                       # number of writebacks
-system.cpu0.dcache.writebacks::total           704221                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       232430                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data       181638                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       414068                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1709286                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data      1686419                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      3395705                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         8906                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         9969                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18875                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      1941716                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data      1868057                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      3809773                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      1941716                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data      1868057                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      3809773                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       210470                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       216020                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       426490                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       150001                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       149462                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       299463                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        74238                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        48665                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       122903                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         4566                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4326                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8892                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           32                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_misses::total           93                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      2353059                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data      2179491                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       4532550                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      2432517                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data      2283985                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      4716502                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5993164000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   6602742500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  12595906500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  87678812214                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data  78129188370                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 165808000584                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    179748500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    207520500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    387269000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      1029000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data       788500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total      1817500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  93671976214                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data  84731930870                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 178403907084                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  93671976214                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data  84731930870                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 178403907084                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     12632956                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     13368330                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     26001286                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      9606512                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data      9991986                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     19598498                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       257155                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       289787                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       546942                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       223711                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       250514                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       474225                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       216369                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       243063                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       459432                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     22239468                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data     23360316                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     45599784                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     22496623                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data     23650103                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     46146726                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.031611                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.032402                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.032017                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.203375                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.174774                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.188793                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.308989                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.360589                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.336328                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.061369                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.056009                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.058538                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000231                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000177                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000202                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.105806                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.093299                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.099398                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.108128                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.096574                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.102207                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15007.860568                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15243.336119                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 15130.381590                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 44877.788374                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 44738.946634                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 44812.258557                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13092.614174                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14790.143254                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13950.612392                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        20580                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 18337.209302                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 19543.010753                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 39808.596475                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 38876.935427                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 39360.604314                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 38508.251418                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 37098.286928                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 37825.470462                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs      1131320                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets       188861                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs            53104                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets           2863                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.303857                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    65.966119                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks       702476                       # number of writebacks
+system.cpu0.dcache.writebacks::total           702476                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       189142                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data       219525                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       408667                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1797272                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data      1603201                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      3400473                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         9446                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         9040                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        18486                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      1986414                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data      1822726                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      3809140                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      1986414                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data      1822726                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      3809140                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       210193                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       213631                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       423824                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       156452                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       143134                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       299586                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        55184                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        67813                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       122997                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         4283                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4991                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         9274                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           50                       # number of StoreCondReq MSHR misses
 system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data           43                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total           75                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data       360471                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data       365482                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       725953                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data       434709                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data       414147                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       848856                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        14976                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16153                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31129                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15353                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        12235                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        27588                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        30329                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        28388                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58717                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3376686000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   3344381500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6721067500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10980513336                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data  10043251436                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  21023764772                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1117542000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    750771500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1868313500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     92062500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     58470500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    150533000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       878500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1831000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2709500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  14357199336                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  13387632936                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  27744832272                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  15474741336                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  14138404436                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  29613145772                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3016953500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3284093000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6301046500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3016953500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3284093000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6301046500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016480                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016324                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016401                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015338                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015221                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015279                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.247628                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.197224                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.224872                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.018887                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.018623                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018758                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000136                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000191                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.015985                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.015854                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.015919                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.019024                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.017775                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.018393                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16043.550150                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15481.814184                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15759.027175                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 73202.934220                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 67196.019296                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 70204.882647                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15053.503597                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 15427.339977                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 15201.528848                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 20162.614980                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13516.065650                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16929.037337                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 27453.125000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 42581.395349                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 36126.666667                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 39828.999659                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 36630.074630                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38218.496613                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 35597.931803                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 34138.613671                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34885.947407                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 201452.557425                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 203311.644896                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202417.247583                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 99474.216097                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 115685.958856                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 107312.132772                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          1940234                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.477808                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           38724516                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1940746                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            19.953418                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      11116168500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   198.827128                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   312.650680                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.388334                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.610646                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.998980                       # Average percentage of cache occupancy
+system.cpu0.dcache.StoreCondReq_mshr_misses::total           93                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data       366645                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data       356765                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       723410                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data       421829                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data       424578                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       846407                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        16364                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        14763                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31127                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15955                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        11629                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        27584                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        32319                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        26392                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58711                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2996485500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   3091984000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6088469500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7303847372                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   6679350930                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  13983198302                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    775558500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    966595500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1742154000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     55534500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     83841500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    139376000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       979000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       745500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1724500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  10300332872                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   9771334930                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  20071667802                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11075891372                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  10737930430                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  21813821802                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3308436000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   2995791000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6304227000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3308436000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   2995791000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6304227000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.016638                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.015980                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016300                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.016286                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014325                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015286                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.214594                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.234010                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.224881                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.019145                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.019923                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019556                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000231                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000177                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016486                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.015272                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.015864                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018751                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.017952                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.018342                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14255.876742                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14473.479972                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14365.560940                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 46684.269757                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 46665.019702                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46675.072607                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 14054.046463                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 14253.837760                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14164.199127                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12966.261966                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 16798.537367                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15028.682338                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        19580                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 17337.209302                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 18543.010753                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 28093.476993                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 27388.715065                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27745.908685                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26256.827700                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 25290.830966                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25772.260629                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 202177.707162                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 202925.624873                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202532.431651                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 102368.142579                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 113511.329191                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 107377.271721                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1934770                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.556955                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           38706180                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1935282                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            20.000279                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle       9780443500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   231.259013                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst   280.297942                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.451678                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.547457                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999135                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          206                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          224                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses         42755477                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses        42755477                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     19119275                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     19605241                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       38724516                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     19119275                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     19605241                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        38724516                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     19119275                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     19605241                       # number of overall hits
-system.cpu0.icache.overall_hits::total       38724516                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      1013751                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst      1076327                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      2090078                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      1013751                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst      1076327                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       2090078                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      1013751                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst      1076327                       # number of overall misses
-system.cpu0.icache.overall_misses::total      2090078                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14430104978                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  15364755477                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  29794860455                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  14430104978                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst  15364755477                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  29794860455                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  14430104978                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst  15364755477                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  29794860455                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     20133026                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     20681568                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     40814594                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     20133026                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     20681568                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     40814594                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     20133026                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     20681568                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     40814594                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.050353                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.052043                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.051209                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.050353                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.052043                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.051209                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.050353                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.052043                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.051209                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14234.368181                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14275.174252                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 14255.382074                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14234.368181                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14275.174252                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 14255.382074                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14234.368181                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14275.174252                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 14255.382074                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs        21109                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses         42724671                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        42724671                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     18869611                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     19836569                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       38706180                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     18869611                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     19836569                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        38706180                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     18869611                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     19836569                       # number of overall hits
+system.cpu0.icache.overall_hits::total       38706180                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1033343                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst      1049727                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      2083070                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1033343                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst      1049727                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       2083070                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1033343                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst      1049727                       # number of overall misses
+system.cpu0.icache.overall_misses::total      2083070                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  14011205485                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  14271764988                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  28282970473                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  14011205485                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst  14271764988                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  28282970473                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  14011205485                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst  14271764988                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  28282970473                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     19902954                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     20886296                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     40789250                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     19902954                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     20886296                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     40789250                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     19902954                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     20886296                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     40789250                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.051919                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.050259                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.051069                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.051919                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.050259                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.051069                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.051919                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.050259                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.051069                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13559.104271                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13595.692011                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 13577.542028                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13559.104271                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13595.692011                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 13577.542028                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13559.104271                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13595.692011                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 13577.542028                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs        12666                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs              839                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs              637                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    25.159714                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    19.883830                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1940234                       # number of writebacks
-system.cpu0.icache.writebacks::total          1940234                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        72829                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst        76365                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total       149194                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst        72829                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu1.inst        76365                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total       149194                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst        72829                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu1.inst        76365                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total       149194                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       940922                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       999962                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      1940884                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst       940922                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst       999962                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      1940884                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst       940922                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst       999962                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      1940884                       # number of overall MSHR misses
+system.cpu0.icache.writebacks::writebacks      1934770                       # number of writebacks
+system.cpu0.icache.writebacks::total          1934770                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        71468                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst        76180                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total       147648                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu0.inst        71468                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu1.inst        76180                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total       147648                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu0.inst        71468                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu1.inst        76180                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total       147648                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       961875                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       973547                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1935422                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst       961875                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst       973547                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1935422                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst       961875                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst       973547                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1935422                       # number of overall MSHR misses
 system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst          667                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total          667                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst          667                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total          667                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  12649517983                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  13451239983                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  26100757966                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  12649517983                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  13451239983                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  26100757966                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  12649517983                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  13451239983                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  26100757966                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst     85612500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total     85612500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst     85612500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total     85612500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.046735                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.048350                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047554                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.046735                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.048350                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.047554                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.046735                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.048350                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.047554                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13443.747710                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13451.751150                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13447.871159                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13443.747710                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13451.751150                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 13447.871159                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13443.747710                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13451.751150                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 13447.871159                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 128354.572714                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 128354.572714                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 128354.572714                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 128354.572714                       # average overall mshr uncacheable latency
-system.cpu1.branchPred.lookups               27807268                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted         14522614                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect           521884                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups            17250489                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits                8558251                       # Number of BTB hits
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  12392823488                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  12603228992                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  24996052480                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  12392823488                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  12603228992                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  24996052480                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  12392823488                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  12603228992                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  24996052480                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst     53482500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total     53482500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst     53482500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total     53482500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.048328                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.046612                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.047449                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.048328                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.046612                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.047449                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.048328                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.046612                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.047449                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12884.027018                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12945.681094                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12915.039965                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12884.027018                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12945.681094                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12915.039965                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12884.027018                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12945.681094                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12915.039965                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 80183.658171                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 80183.658171                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 80183.658171                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 80183.658171                       # average overall mshr uncacheable latency
+system.cpu1.branchPred.lookups               27800734                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted         14468017                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect           520264                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups            17357855                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits                8537221                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            49.611643                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS                6837595                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect             30253                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups        4638011                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits           4524834                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses          113177                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted        32246                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            49.183617                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS                6851276                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect             30109                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        4615749                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           4505317                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses          110432                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted        32773                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1328,88 +1326,91 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                    59403                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort               59403                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1        19503                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2        14179                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore        25721                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples        33682                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean   625.541832                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev  4121.027251                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-16383        33293     98.85%     98.85% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::16384-32767          302      0.90%     99.74% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::32768-49151           51      0.15%     99.89% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::49152-65535           17      0.05%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::65536-81919           10      0.03%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::81920-98303            3      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::98304-114687            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::114688-131071            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::147456-163839            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total        33682                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples        13282                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 14572.202981                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 12211.597102                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  8282.780589                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-16383         9027     67.96%     67.96% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::16384-32767         3941     29.67%     97.64% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::32768-49151          289      2.18%     99.81% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::49152-65535           20      0.15%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-81919            1      0.01%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::81920-98303            1      0.01%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::98304-114687            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-147455            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total        13282                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples  93940791836                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     0.786357                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::stdev     0.432735                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0-1  93856164336     99.91%     99.91% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::2-3     59118500      0.06%     99.97% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::4-5     13540500      0.01%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::6-7      4598500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::8-9      2377500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::10-11      1150500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::12-13       641500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::14-15      2158000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::16-17       464500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::18-19       154000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::20-21       113500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::22-23        32000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::24-25       104000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::26-27        24000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::28-29        20500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::30-31       130000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total  93940791836                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         3783     68.79%     68.79% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M         1716     31.21%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         5499                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        59403                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                    58704                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort               58704                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1        18787                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2        14342                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore        25575                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples        33129                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean   607.488907                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev  3928.944060                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-16383        32763     98.90%     98.90% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::16384-32767          284      0.86%     99.75% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::32768-49151           53      0.16%     99.91% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::49152-65535           14      0.04%     99.95% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::65536-81919            9      0.03%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::81920-98303            2      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::98304-114687            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::114688-131071            2      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::147456-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total        33129                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples        12929                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 13107.123521                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 10856.290186                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  7818.028410                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-8191         3814     29.50%     29.50% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::8192-16383         6003     46.43%     75.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-24575         2605     20.15%     96.08% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::24576-32767          277      2.14%     98.22% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-40959          121      0.94%     99.16% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::40960-49151           97      0.75%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::49152-57343            6      0.05%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::57344-65535            1      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-73727            2      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::81920-90111            2      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-106495            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total        12929                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples  90162765428                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.682767                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.486580                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0-1  90084509428     99.91%     99.91% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::2-3     54607500      0.06%     99.97% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::4-5     11537000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::6-7      4308000      0.00%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::8-9      2626500      0.00%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::10-11      1272000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::12-13       860000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::14-15      1827500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::16-17       362000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::18-19       169500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::20-21       127500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::22-23       189000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::24-25       278500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::26-27        31000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::28-29         4000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::30-31        56000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total  90162765428                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K         3736     69.71%     69.71% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M         1623     30.29%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         5359                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        58704                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        59403                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5499                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        58704                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5359                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5499                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        64902                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5359                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        64063                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    14363291                       # DTB read hits
-system.cpu1.dtb.read_misses                     51304                       # DTB read misses
-system.cpu1.dtb.write_hits                   10466548                       # DTB write hits
-system.cpu1.dtb.write_misses                     8099                       # DTB write misses
-system.cpu1.dtb.flush_tlb                         185                       # Number of times complete TLB was flushed
-system.cpu1.dtb.flush_tlb_mva                     461                       # Number of times TLB was flushed by MVA
+system.cpu1.dtb.read_hits                    14569453                       # DTB read hits
+system.cpu1.dtb.read_misses                     50573                       # DTB read misses
+system.cpu1.dtb.write_hits                   10639861                       # DTB write hits
+system.cpu1.dtb.write_misses                     8131                       # DTB write misses
+system.cpu1.dtb.flush_tlb                         176                       # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva                     472                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    3703                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                      789                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  1302                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_entries                    3396                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                      805                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                  1145                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                      692                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                14414595                       # DTB read accesses
-system.cpu1.dtb.write_accesses               10474647                       # DTB write accesses
+system.cpu1.dtb.perms_faults                      620                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                14620026                       # DTB read accesses
+system.cpu1.dtb.write_accesses               10647992                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                         24829839                       # DTB hits
-system.cpu1.dtb.misses                          59403                       # DTB misses
-system.cpu1.dtb.accesses                     24889242                       # DTB accesses
+system.cpu1.dtb.hits                         25209314                       # DTB hits
+system.cpu1.dtb.misses                          58704                       # DTB misses
+system.cpu1.dtb.accesses                     25268018                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1439,387 +1440,380 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                     8176                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                8176                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1         2725                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2         4550                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksSquashedBefore          901                       # Table walks squashed before starting
-system.cpu1.itb.walker.walkWaitTime::samples         7275                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::mean  1291.065292                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::stdev  5441.618044                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0-8191         6876     94.52%     94.52% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::8192-16383          235      3.23%     97.75% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::16384-24575           98      1.35%     99.09% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::24576-32767           22      0.30%     99.40% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::32768-40959           16      0.22%     99.62% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::40960-49151           13      0.18%     99.79% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::49152-57343            4      0.05%     99.85% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::57344-65535            1      0.01%     99.86% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::65536-73727            4      0.05%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::73728-81919            3      0.04%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::81920-90111            1      0.01%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::90112-98303            2      0.03%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total         7275                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples         3329                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 13317.062181                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 11226.218881                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  7219.287794                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-4095           33      0.99%      0.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::4096-8191          951     28.57%     29.56% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::8192-12287          591     17.75%     47.31% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::12288-16383          974     29.26%     76.57% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::16384-20479           56      1.68%     78.25% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::20480-24575          639     19.19%     97.45% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::24576-28671           50      1.50%     98.95% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::28672-32767            7      0.21%     99.16% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::32768-36863            8      0.24%     99.40% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::36864-40959            9      0.27%     99.67% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::40960-45055            7      0.21%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::45056-49151            1      0.03%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::49152-53247            2      0.06%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::61440-65535            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total         3329                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples  16626242508                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::mean     0.560807                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::stdev     0.496851                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0     7305801500     43.94%     43.94% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::1     9317469508     56.04%     99.98% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::2        2523000      0.02%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::3         191000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::4         257500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total  16626242508                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K         1825     75.16%     75.16% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          603     24.84%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total         2428                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                     7547                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                7547                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1         2262                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2         4445                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksSquashedBefore          840                       # Table walks squashed before starting
+system.cpu1.itb.walker.walkWaitTime::samples         6707                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::mean  1590.577009                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::stdev  7723.778790                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0-16383         6530     97.36%     97.36% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::16384-32767          110      1.64%     99.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::32768-49151           34      0.51%     99.51% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::49152-65535           14      0.21%     99.72% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::65536-81919            4      0.06%     99.78% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::81920-98303            4      0.06%     99.84% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::98304-114687            4      0.06%     99.90% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::114688-131071            3      0.04%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::131072-147455            2      0.03%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::147456-163839            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::163840-180223            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         6707                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples         3150                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 12187.460317                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean  9947.804489                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  8166.759001                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-16383         2468     78.35%     78.35% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-32767          654     20.76%     99.11% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-49151           23      0.73%     99.84% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::49152-65535            4      0.13%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::180224-196607            1      0.03%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total         3150                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples  25738120488                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::mean     0.844814                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::stdev     0.363091                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0     3999711376     15.54%     15.54% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::1    21735062612     84.45%     99.99% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::2        2190000      0.01%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::3         624000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::4         246500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::5         151000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::6          78500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::7          56500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total  25738120488                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K         1735     75.11%     75.11% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          575     24.89%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total         2310                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         8176                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total         8176                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         7547                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         7547                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2428                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2428                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total        10604                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    20684254                       # ITB inst hits
-system.cpu1.itb.inst_misses                      8176                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2310                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2310                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         9857                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    20888873                       # ITB inst hits
+system.cpu1.itb.inst_misses                      7547                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                         185                       # Number of times complete TLB was flushed
-system.cpu1.itb.flush_tlb_mva                     461                       # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb                         176                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva                     472                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                    2403                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                    2235                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                     1403                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                     1381                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                20692430                       # ITB inst accesses
-system.cpu1.itb.hits                         20684254                       # DTB hits
-system.cpu1.itb.misses                           8176                       # DTB misses
-system.cpu1.itb.accesses                     20692430                       # DTB accesses
-system.cpu1.numCycles                       114171883                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                20896420                       # ITB inst accesses
+system.cpu1.itb.hits                         20888873                       # DTB hits
+system.cpu1.itb.misses                           7547                       # DTB misses
+system.cpu1.itb.accesses                     20896420                       # DTB accesses
+system.cpu1.numCycles                       109807766                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles          41307055                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                     106903297                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                   27807268                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches          19920680                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                     67458241                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles                3216021                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.TlbCycles                    121509                       # Number of cycles fetch has spent waiting for tlb
-system.cpu1.fetch.MiscStallCycles                7142                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.PendingDrainCycles              400                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu1.fetch.PendingTrapStallCycles       160606                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.PendingQuiesceStallCycles       131997                       # Number of stall cycles due to pending quiesce instructions
-system.cpu1.fetch.IcacheWaitRetryStallCycles          578                       # Number of stall cycles due to full MSHR
-system.cpu1.fetch.CacheLines                 20681575                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes               364929                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.ItlbSquashes                   4168                       # Number of outstanding ITLB misses that were squashed
-system.cpu1.fetch.rateDist::samples         110795501                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             1.160287                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            2.270583                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.icacheStallCycles          40946708                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu1.fetch.Insts                     108526504                       # Number of instructions fetch has processed
+system.cpu1.fetch.Branches                   27800734                       # Number of branches that fetch encountered
+system.cpu1.fetch.predictedBranches          19893814                       # Number of branches that fetch has predicted taken
+system.cpu1.fetch.Cycles                     64236038                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu1.fetch.SquashCycles                3213549                       # Number of cycles fetch has spent squashing
+system.cpu1.fetch.TlbCycles                    105759                       # Number of cycles fetch has spent waiting for tlb
+system.cpu1.fetch.MiscStallCycles                7245                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu1.fetch.PendingDrainCycles              373                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu1.fetch.PendingTrapStallCycles       135453                       # Number of stall cycles due to pending traps
+system.cpu1.fetch.PendingQuiesceStallCycles       122613                       # Number of stall cycles due to pending quiesce instructions
+system.cpu1.fetch.IcacheWaitRetryStallCycles          242                       # Number of stall cycles due to full MSHR
+system.cpu1.fetch.CacheLines                 20886297                       # Number of cache lines fetched
+system.cpu1.fetch.IcacheSquashes               363278                       # Number of outstanding Icache misses that were squashed
+system.cpu1.fetch.ItlbSquashes                   3848                       # Number of outstanding ITLB misses that were squashed
+system.cpu1.fetch.rateDist::samples         107161169                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::mean             1.215637                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::stdev            2.316725                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0                81287702     73.37%     73.37% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1                 3968445      3.58%     76.95% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                 2465737      2.23%     79.17% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3                 8227247      7.43%     86.60% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::4                 1665467      1.50%     88.10% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::5                 1110283      1.00%     89.11% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::6                 6325144      5.71%     94.81% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::7                 1155008      1.04%     95.86% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::8                 4590468      4.14%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::0                77416464     72.24%     72.24% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::1                 3965095      3.70%     75.94% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::2                 2490829      2.32%     78.27% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::3                 8243361      7.69%     85.96% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::4                 1613956      1.51%     87.47% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::5                 1187147      1.11%     88.57% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::6                 6283757      5.86%     94.44% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::7                 1186298      1.11%     95.54% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::8                 4774262      4.46%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total           110795501                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.243556                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       0.936336                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles                28346426                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles             63534954                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                 15742282                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles              1712283                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles               1459261                       # Number of cycles decode is squashing
-system.cpu1.decode.BranchResolved             1949115                       # Number of times decode resolved a branch
-system.cpu1.decode.BranchMispred               150539                       # Number of times decode detected a branch misprediction
-system.cpu1.decode.DecodedInsts              88605226                       # Number of instructions handled by decode
-system.cpu1.decode.SquashedInsts               497888                       # Number of squashed instructions handled by decode
-system.cpu1.rename.SquashCycles               1459261                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles                29272328                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles                6824679                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles      46697941                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                 16517482                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles             10023500                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts              84831585                       # Number of instructions processed by rename
-system.cpu1.rename.ROBFullEvents                 5826                       # Number of times rename has blocked due to ROB full
-system.cpu1.rename.IQFullEvents               1700956                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents                268416                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.SQFullEvents               7295598                       # Number of times rename has blocked due to SQ full
-system.cpu1.rename.RenamedOperands           88095005                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups            390290446                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups        94261831                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups             6556                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps             74597964                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                13497041                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts           1571787                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts       1475121                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                  9868182                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads            15213702                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores           11513965                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads          2143340                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores         2824110                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                  81772790                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded            1092881                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                 78357937                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued            92895                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined       11062256                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined     24614502                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved        108703                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples    110795501                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        0.707230                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       1.397571                       # Number of insts issued each cycle
+system.cpu1.fetch.rateDist::total           107161169                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.branchRate                 0.253176                       # Number of branch fetches per cycle
+system.cpu1.fetch.rate                       0.988332                       # Number of inst fetches per cycle
+system.cpu1.decode.IdleCycles                27964353                       # Number of cycles decode is idle
+system.cpu1.decode.BlockedCycles             60068615                       # Number of cycles decode is blocked
+system.cpu1.decode.RunCycles                 15897753                       # Number of cycles decode is running
+system.cpu1.decode.UnblockCycles              1769475                       # Number of cycles decode is unblocking
+system.cpu1.decode.SquashCycles               1460665                       # Number of cycles decode is squashing
+system.cpu1.decode.BranchResolved             2003148                       # Number of times decode resolved a branch
+system.cpu1.decode.BranchMispred               148026                       # Number of times decode detected a branch misprediction
+system.cpu1.decode.DecodedInsts              90335872                       # Number of instructions handled by decode
+system.cpu1.decode.SquashedInsts               490325                       # Number of squashed instructions handled by decode
+system.cpu1.rename.SquashCycles               1460665                       # Number of cycles rename is squashing
+system.cpu1.rename.IdleCycles                28918939                       # Number of cycles rename is idle
+system.cpu1.rename.BlockCycles                5241732                       # Number of cycles rename is blocking
+system.cpu1.rename.serializeStallCycles      47181148                       # count of cycles rename stalled for serializing inst
+system.cpu1.rename.RunCycles                 16705614                       # Number of cycles rename is running
+system.cpu1.rename.UnblockCycles              7652719                       # Number of cycles rename is unblocking
+system.cpu1.rename.RenamedInsts              86492691                       # Number of instructions processed by rename
+system.cpu1.rename.ROBFullEvents                 2006                       # Number of times rename has blocked due to ROB full
+system.cpu1.rename.IQFullEvents               1748729                       # Number of times rename has blocked due to IQ full
+system.cpu1.rename.LQFullEvents                211009                       # Number of times rename has blocked due to LQ full
+system.cpu1.rename.SQFullEvents               4894541                       # Number of times rename has blocked due to SQ full
+system.cpu1.rename.RenamedOperands           89713841                       # Number of destination operands rename has renamed
+system.cpu1.rename.RenameLookups            398200824                       # Number of register rename lookups that rename has made
+system.cpu1.rename.int_rename_lookups        96380963                       # Number of integer rename lookups
+system.cpu1.rename.fp_rename_lookups             6166                       # Number of floating rename lookups
+system.cpu1.rename.CommittedMaps             76287775                       # Number of HB maps that are committed
+system.cpu1.rename.UndoneMaps                13426050                       # Number of HB maps that are undone due to squashing
+system.cpu1.rename.serializingInsts           1604503                       # count of serializing insts renamed
+system.cpu1.rename.tempSerializingInsts       1503333                       # count of temporary serializing insts renamed
+system.cpu1.rename.skidInsts                 10223805                       # count of insts added to the skid buffer
+system.cpu1.memDep0.insertedLoads            15401006                       # Number of loads inserted to the mem dependence unit.
+system.cpu1.memDep0.insertedStores           11773081                       # Number of stores inserted to the mem dependence unit.
+system.cpu1.memDep0.conflictingLoads          2213053                       # Number of conflicting loads.
+system.cpu1.memDep0.conflictingStores         2955194                       # Number of conflicting stores.
+system.cpu1.iq.iqInstsAdded                  83360447                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu1.iq.iqNonSpecInstsAdded            1152123                       # Number of non-speculative instructions added to the IQ
+system.cpu1.iq.iqInstsIssued                 80030097                       # Number of instructions issued
+system.cpu1.iq.iqSquashedInstsIssued            91651                       # Number of squashed instructions issued
+system.cpu1.iq.iqSquashedInstsExamined       10961230                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu1.iq.iqSquashedOperandsExamined     24701225                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu1.iq.iqSquashedNonSpecRemoved        103564                       # Number of squashed non-spec instructions that were removed
+system.cpu1.iq.issued_per_cycle::samples    107161169                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::mean        0.746820                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::stdev       1.429737                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0           79253115     71.53%     71.53% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1           10577284      9.55%     81.08% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2            8128095      7.34%     88.41% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3            6656902      6.01%     94.42% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4            2466913      2.23%     96.65% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5            1485866      1.34%     97.99% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::6            1541530      1.39%     99.38% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::7             478773      0.43%     99.81% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::8             207023      0.19%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::0           74988145     69.98%     69.98% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::1           10859318     10.13%     80.11% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::2            8183119      7.64%     87.75% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::3            6800302      6.35%     94.09% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::4            2507101      2.34%     96.43% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::5            1554442      1.45%     97.88% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::6            1528270      1.43%     99.31% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::7             490375      0.46%     99.77% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::8             250097      0.23%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total      110795501                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::total      107161169                       # Number of insts issued each cycle
 system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu                  96333      8.58%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                     5      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                      0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      8.58% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead                530832     47.29%     55.88% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite               495255     44.12%    100.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntAlu                 115126      9.98%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntMult                     7      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntDiv                      0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatMult                   0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMult                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShift                   0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      9.98% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemRead                527227     45.72%     55.70% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemWrite               510910     44.30%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.FU_type_0::No_OpClass             1280      0.00%      0.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu             52536411     67.05%     67.05% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult               59049      0.08%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              1      0.00%     67.12% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc          4537      0.01%     67.13% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.13% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            4      0.00%     67.13% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.13% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead            14749265     18.82%     85.95% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite           11007390     14.05%    100.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::No_OpClass              144      0.00%      0.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntAlu             53746905     67.16%     67.16% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntMult               59075      0.07%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCvt              3      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatDiv              3      0.00%     67.23% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMisc          4215      0.01%     67.24% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.24% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     67.24% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.24% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemRead            14959094     18.69%     85.93% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemWrite           11260652     14.07%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total              78357937                       # Type of FU issued
-system.cpu1.iq.rate                          0.686316                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                    1122425                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.014324                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads         268712676                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes         93970035                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses     76074139                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads              14019                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes              8104                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses         6058                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses              79471535                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                   7547                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads          353893                       # Number of loads that had data forwarded from stores
+system.cpu1.iq.FU_type_0::total              80030097                       # Type of FU issued
+system.cpu1.iq.rate                          0.728820                       # Inst issue rate
+system.cpu1.iq.fu_busy_cnt                    1153270                       # FU busy when requested
+system.cpu1.iq.fu_busy_rate                  0.014410                       # FU busy rate (busy events/executed inst)
+system.cpu1.iq.int_inst_queue_reads         268452912                       # Number of integer instruction queue reads
+system.cpu1.iq.int_inst_queue_writes         95516318                       # Number of integer instruction queue writes
+system.cpu1.iq.int_inst_queue_wakeup_accesses     77725340                       # Number of integer instruction queue wakeup accesses
+system.cpu1.iq.fp_inst_queue_reads              13372                       # Number of floating instruction queue reads
+system.cpu1.iq.fp_inst_queue_writes              7575                       # Number of floating instruction queue writes
+system.cpu1.iq.fp_inst_queue_wakeup_accesses         5790                       # Number of floating instruction queue wakeup accesses
+system.cpu1.iq.int_alu_accesses              81175982                       # Number of integer alu accesses
+system.cpu1.iq.fp_alu_accesses                   7241                       # Number of floating point alu accesses
+system.cpu1.iew.lsq.thread0.forwLoads          353102                       # Number of loads that had data forwarded from stores
 system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads      2138712                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses         2178                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation        51387                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores      1026051                       # Number of stores squashed
+system.cpu1.iew.lsq.thread0.squashedLoads      2112683                       # Number of loads squashed
+system.cpu1.iew.lsq.thread0.ignoredResponses         1972                       # Number of memory responses ignored because the instruction is squashed
+system.cpu1.iew.lsq.thread0.memOrderViolation        51148                       # Number of memory ordering violations
+system.cpu1.iew.lsq.thread0.squashedStores      1017197                       # Number of stores squashed
 system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads       208095                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked        80598                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu1.iew.lsq.thread0.rescheduledLoads       193348                       # Number of loads that were rescheduled
+system.cpu1.iew.lsq.thread0.cacheBlocked       111717                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles               1459261                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles                5474450                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles              1047007                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts           82982431                       # Number of instructions dispatched to IQ
-system.cpu1.iew.iewDispSquashedInsts           112348                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts             15213702                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts            11513965                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts            559325                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                 44311                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents               989592                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents         51387                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect        224281                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect       227429                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts              451710                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts             77795994                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts             14521150                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts           502664                       # Number of squashed instructions skipped in execute
+system.cpu1.iew.iewSquashCycles               1460665                       # Number of cycles IEW is squashing
+system.cpu1.iew.iewBlockCycles                4238159                       # Number of cycles IEW is blocking
+system.cpu1.iew.iewUnblockCycles               750598                       # Number of cycles IEW is unblocking
+system.cpu1.iew.iewDispatchedInsts           84630100                       # Number of instructions dispatched to IQ
+system.cpu1.iew.iewDispSquashedInsts           109084                       # Number of squashed instructions skipped by dispatch
+system.cpu1.iew.iewDispLoadInsts             15401006                       # Number of dispatched load instructions
+system.cpu1.iew.iewDispStoreInsts            11773081                       # Number of dispatched store instructions
+system.cpu1.iew.iewDispNonSpecInsts            582386                       # Number of dispatched non-speculative instructions
+system.cpu1.iew.iewIQFullEvents                 44757                       # Number of times the IQ has become full, causing a stall
+system.cpu1.iew.iewLSQFullEvents               693078                       # Number of times the LSQ has become full, causing a stall
+system.cpu1.iew.memOrderViolationEvents         51148                       # Number of memory order violations
+system.cpu1.iew.predictedTakenIncorrect        222492                       # Number of branches that were predicted taken incorrectly
+system.cpu1.iew.predictedNotTakenIncorrect       227539                       # Number of branches that were predicted not taken incorrectly
+system.cpu1.iew.branchMispredicts              450031                       # Number of branch mispredicts detected at execute
+system.cpu1.iew.iewExecutedInsts             79465930                       # Number of executed instructions
+system.cpu1.iew.iewExecLoadInsts             14732483                       # Number of load instructions executed
+system.cpu1.iew.iewExecSquashedInsts           505630                       # Number of squashed instructions skipped in execute
 system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                       116760                       # number of nop insts executed
-system.cpu1.iew.exec_refs                    25431924                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches                14791580                       # Number of branches executed
-system.cpu1.iew.exec_stores                  10910774                       # Number of stores executed
-system.cpu1.iew.exec_rate                    0.681394                       # Inst execution rate
-system.cpu1.iew.wb_sent                      77262283                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                     76080197                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                 39863669                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                 69476168                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      0.666365                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.573775                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts       11052926                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls         984178                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts           373097                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples    108271763                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     0.663897                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     1.547392                       # Number of insts commited each cycle
+system.cpu1.iew.exec_nop                       117530                       # number of nop insts executed
+system.cpu1.iew.exec_refs                    25895547                       # number of memory reference insts executed
+system.cpu1.iew.exec_branches                14804111                       # Number of branches executed
+system.cpu1.iew.exec_stores                  11163064                       # Number of stores executed
+system.cpu1.iew.exec_rate                    0.723682                       # Inst execution rate
+system.cpu1.iew.wb_sent                      78901102                       # cumulative count of insts sent to commit
+system.cpu1.iew.wb_count                     77731130                       # cumulative count of insts written-back
+system.cpu1.iew.wb_producers                 41032213                       # num instructions producing a value
+system.cpu1.iew.wb_consumers                 71725825                       # num instructions consuming a value
+system.cpu1.iew.wb_rate                      0.707884                       # insts written-back per cycle
+system.cpu1.iew.wb_fanout                    0.572070                       # average fanout of values written-back
+system.cpu1.commit.commitSquashedInsts       10989958                       # The number of squashed insts skipped by commit
+system.cpu1.commit.commitNonSpecStalls        1048559                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu1.commit.branchMispredicts           374118                       # The number of times a branch was mispredicted
+system.cpu1.commit.committed_per_cycle::samples    104645735                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::mean     0.703573                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::stdev     1.592319                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0     80200179     74.07%     74.07% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1     12516978     11.56%     85.63% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2      6520368      6.02%     91.66% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3      2652401      2.45%     94.11% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4      1417496      1.31%     95.41% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5       923552      0.85%     96.27% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6      1918077      1.77%     98.04% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7       411551      0.38%     98.42% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8      1711161      1.58%    100.00% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::0     76040779     72.66%     72.66% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::1     12759216     12.19%     84.86% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::2      6569138      6.28%     91.14% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::3      2748147      2.63%     93.76% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::4      1448865      1.38%     95.15% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::5       932135      0.89%     96.04% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::6      1856823      1.77%     97.81% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::7       438122      0.42%     98.23% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::8      1852510      1.77%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total    108271763                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts            59217112                       # Number of instructions committed
-system.cpu1.commit.committedOps              71881268                       # Number of ops (including micro ops) committed
+system.cpu1.commit.committed_per_cycle::total    104645735                       # Number of insts commited each cycle
+system.cpu1.commit.committedInsts            60885928                       # Number of instructions committed
+system.cpu1.commit.committedOps              73625940                       # Number of ops (including micro ops) committed
 system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                      23562904                       # Number of memory references committed
-system.cpu1.commit.loads                     13074990                       # Number of loads committed
-system.cpu1.commit.membars                     401228                       # Number of memory barriers committed
-system.cpu1.commit.branches                  14038691                       # Number of branches committed
-system.cpu1.commit.fp_insts                      5738                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                 62807538                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls             2710976                       # Number of function calls committed.
+system.cpu1.commit.refs                      24044207                       # Number of memory references committed
+system.cpu1.commit.loads                     13288323                       # Number of loads committed
+system.cpu1.commit.membars                     433821                       # Number of memory barriers committed
+system.cpu1.commit.branches                  14065730                       # Number of branches committed
+system.cpu1.commit.fp_insts                      5335                       # Number of committed floating point instructions.
+system.cpu1.commit.int_insts                 64521424                       # Number of committed integer instructions.
+system.cpu1.commit.function_calls             2723504                       # Number of function calls committed.
 system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu        48256450     67.13%     67.13% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult          57377      0.08%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.21% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc         4537      0.01%     67.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead       13074990     18.19%     85.41% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite      10487914     14.59%    100.00% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntAlu        49520111     67.26%     67.26% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntMult          57410      0.08%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntDiv               0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatMult            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMult             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShift            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMisc         4212      0.01%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemRead       13288323     18.05%     85.39% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemWrite      10755884     14.61%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total         71881268                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events              1711161                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                   176735150                       # The number of ROB reads
-system.cpu1.rob.rob_writes                  168391360                       # The number of ROB writes
-system.cpu1.timesIdled                         416029                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                        3376382                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                  3313480178                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                   59139259                       # Number of Instructions Simulated
-system.cpu1.committedOps                     71803415                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              1.930560                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        1.930560                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              0.517984                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        0.517984                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads                84439414                       # number of integer regfile reads
-system.cpu1.int_regfile_writes               48406893                       # number of integer regfile writes
-system.cpu1.fp_regfile_reads                    17104                       # number of floating regfile reads
-system.cpu1.fp_regfile_writes                   13298                       # number of floating regfile writes
-system.cpu1.cc_regfile_reads                275043982                       # number of cc regfile reads
-system.cpu1.cc_regfile_writes                29275058                       # number of cc regfile writes
-system.cpu1.misc_regfile_reads              152546731                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes                745677                       # number of misc regfile writes
-system.iobus.trans_dist::ReadReq                30182                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               30182                       # Transaction distribution
+system.cpu1.commit.op_class_0::total         73625940                       # Class of committed instruction
+system.cpu1.commit.bw_lim_events              1852510                       # number cycles where commit BW limit reached
+system.cpu1.rob.rob_reads                   174677688                       # The number of ROB reads
+system.cpu1.rob.rob_writes                  171746746                       # The number of ROB writes
+system.cpu1.timesIdled                         397244                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu1.idleCycles                        2646597                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles                  2436737930                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.committedInsts                   60811324                       # Number of Instructions Simulated
+system.cpu1.committedOps                     73551336                       # Number of Ops (including micro ops) Simulated
+system.cpu1.cpi                              1.805712                       # CPI: Cycles Per Instruction
+system.cpu1.cpi_total                        1.805712                       # CPI: Total CPI of All Threads
+system.cpu1.ipc                              0.553798                       # IPC: Instructions Per Cycle
+system.cpu1.ipc_total                        0.553798                       # IPC: Total IPC of All Threads
+system.cpu1.int_regfile_reads                86399425                       # number of integer regfile reads
+system.cpu1.int_regfile_writes               49556939                       # number of integer regfile writes
+system.cpu1.fp_regfile_reads                    16634                       # number of floating regfile reads
+system.cpu1.fp_regfile_writes                   13036                       # number of floating regfile writes
+system.cpu1.cc_regfile_reads                280643076                       # number of cc regfile reads
+system.cpu1.cc_regfile_writes                29716175                       # number of cc regfile writes
+system.cpu1.misc_regfile_reads              149728966                       # number of misc regfile reads
+system.cpu1.misc_regfile_writes                794523                       # number of misc regfile writes
+system.iobus.trans_dist::ReadReq                30198                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               30198                       # Transaction distribution
 system.iobus.trans_dist::WriteReq               59014                       # Transaction distribution
 system.iobus.trans_dist::WriteResp              59014                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54170                       # Packet count per connected master and slave (bytes)
@@ -1842,9 +1836,9 @@ system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       105478                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72914                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total        72914                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  178392                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72946                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total        72946                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  178424                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67887                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
@@ -1865,36 +1859,36 @@ system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       159125                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321096                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      2321096                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2480221                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             49489000                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321224                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      2321224                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2480349                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             49488500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer1.occupancy               100500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               335500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               336500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                28000                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                29500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer4.occupancy                12500                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer7.occupancy                88500                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy               612500                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy               631000                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy               19500                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy               20000                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer13.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy                8000                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer15.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer16.occupancy               49000                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy                9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer18.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer18.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer19.occupancy                3000                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
@@ -1902,612 +1896,624 @@ system.iobus.reqLayer20.occupancy                9000                       # La
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer21.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6433500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             6430000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            38433500                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            38405500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           187130237                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           187814627                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer0.occupancy            82688000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy            36738000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy            36770000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36423                       # number of replacements
-system.iocache.tags.tagsinuse                1.038891                       # Cycle average of tags in use
-system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36439                       # Sample count of references to valid blocks.
-system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         236424190000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide     1.038891                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.064931                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.064931                       # Average percentage of cache occupancy
+system.iocache.tags.replacements                36409                       # number of replacements
+system.iocache.tags.tagsinuse                0.981814                       # Cycle average of tags in use
+system.iocache.tags.total_refs                     30                       # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs                36425                       # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs                 0.000824                       # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle         234298498000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide     0.981814                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.061363                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.061363                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               328113                       # Number of tag accesses
-system.iocache.tags.data_accesses              328113                       # Number of data accesses
-system.iocache.ReadReq_misses::realview.ide          233                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              233                       # number of ReadReq misses
-system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
-system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
-system.iocache.demand_misses::realview.ide        36457                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             36457                       # number of demand (read+write) misses
-system.iocache.overall_misses::realview.ide        36457                       # number of overall misses
-system.iocache.overall_misses::total            36457                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     30201377                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     30201377                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   4553154860                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   4553154860                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   4583356237                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   4583356237                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   4583356237                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   4583356237                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::realview.ide          233                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            233                       # number of ReadReq accesses(hits+misses)
+system.iocache.tags.tag_accesses               328227                       # Number of tag accesses
+system.iocache.tags.data_accesses              328227                       # Number of data accesses
+system.iocache.WriteLineReq_hits::realview.ide           29                       # number of WriteLineReq hits
+system.iocache.WriteLineReq_hits::total            29                       # number of WriteLineReq hits
+system.iocache.demand_hits::realview.ide           29                       # number of demand (read+write) hits
+system.iocache.demand_hits::total                  29                       # number of demand (read+write) hits
+system.iocache.overall_hits::realview.ide           29                       # number of overall hits
+system.iocache.overall_hits::total                 29                       # number of overall hits
+system.iocache.ReadReq_misses::realview.ide          249                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              249                       # number of ReadReq misses
+system.iocache.WriteLineReq_misses::realview.ide        36195                       # number of WriteLineReq misses
+system.iocache.WriteLineReq_misses::total        36195                       # number of WriteLineReq misses
+system.iocache.demand_misses::realview.ide        36444                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             36444                       # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ide        36444                       # number of overall misses
+system.iocache.overall_misses::total            36444                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ide     31228377                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     31228377                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   4281194250                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4281194250                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   4312422627                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4312422627                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   4312422627                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4312422627                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ide          249                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            249                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::realview.ide        36457                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           36457                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::realview.ide        36457                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          36457                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::realview.ide        36473                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           36473                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ide        36473                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          36473                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
-system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
-system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
-system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
-system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
-system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 129619.643777                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 129619.643777                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125694.425243                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 125694.425243                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 125719.511671                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 125719.511671                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 125719.511671                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 125719.511671                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
+system.iocache.WriteLineReq_miss_rate::realview.ide     0.999199                       # miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_miss_rate::total     0.999199                       # miss rate for WriteLineReq accesses
+system.iocache.demand_miss_rate::realview.ide     0.999205                       # miss rate for demand accesses
+system.iocache.demand_miss_rate::total       0.999205                       # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ide     0.999205                       # miss rate for overall accesses
+system.iocache.overall_miss_rate::total      0.999205                       # miss rate for overall accesses
+system.iocache.ReadReq_avg_miss_latency::realview.ide 125415.168675                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 125415.168675                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118281.371736                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 118281.371736                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 118330.112693                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 118330.112693                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 118330.112693                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 118330.112693                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs            93                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs           93                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks           36190                       # number of writebacks
-system.iocache.writebacks::total                36190                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::realview.ide          233                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          233                       # number of ReadReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total        36224                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::realview.ide        36457                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        36457                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::realview.ide        36457                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        36457                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     18551377                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     18551377                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2740534329                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   2740534329                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   2759085706                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2759085706                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   2759085706                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2759085706                       # number of overall MSHR miss cycles
+system.iocache.writebacks::writebacks           36160                       # number of writebacks
+system.iocache.writebacks::total                36160                       # number of writebacks
+system.iocache.ReadReq_mshr_misses::realview.ide          249                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::realview.ide        36195                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total        36195                       # number of WriteLineReq MSHR misses
+system.iocache.demand_mshr_misses::realview.ide        36444                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        36444                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ide        36444                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        36444                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ide     18778377                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     18778377                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2469323520                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2469323520                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   2488101897                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2488101897                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   2488101897                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2488101897                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
-system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 79619.643777                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 79619.643777                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75655.210054                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75655.210054                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 75680.547110                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 75680.547110                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 75680.547110                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 75680.547110                       # average overall mshr miss latency
-system.l2c.tags.replacements                   104324                       # number of replacements
-system.l2c.tags.tagsinuse                65103.705276                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    5150799                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   169522                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    30.384251                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              74565493500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   48889.400560                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    39.621431                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000315                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     5209.577965                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     3051.295581                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker    57.223536                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     5380.787536                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     2475.798353                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.745993                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000605                       # Average percentage of cache occupancy
+system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.999199                       # mshr miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::total     0.999199                       # mshr miss rate for WriteLineReq accesses
+system.iocache.demand_mshr_miss_rate::realview.ide     0.999205                       # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total     0.999205                       # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::realview.ide     0.999205                       # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total     0.999205                       # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 75415.168675                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 75415.168675                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68222.779942                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68222.779942                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 68271.921222                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 68271.921222                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 68271.921222                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 68271.921222                       # average overall mshr miss latency
+system.l2c.tags.replacements                   104354                       # number of replacements
+system.l2c.tags.tagsinuse                65128.327411                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    5134678                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   169609                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    30.273618                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   49028.421881                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker    45.557435                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000253                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4778.981543                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2180.199494                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker    47.031154                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     5874.260795                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     3173.874857                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.748114                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000695                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.079492                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.046559                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000873                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.082104                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.037778                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.993404                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023           95                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        65103                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4           95                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         3204                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         8943                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        52585                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.001450                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.993393                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 45530803                       # Number of tag accesses
-system.l2c.tags.data_accesses                45530803                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker        34635                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker         6743                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker        37358                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker         7553                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                  86289                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks       704221                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          704221                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks      1901578                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total         1901578                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data              58                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data              72                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                 130                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data            25                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data            24                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                49                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            74630                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            82104                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               156734                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        930758                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        988927                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1919685                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       280791                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       262096                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           542887                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker         34635                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          6743                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              930758                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              355421                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker         37358                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          7553                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              988927                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              344200                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2705595                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker        34635                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         6743                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             930758                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             355421                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker        37358                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         7553                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             988927                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             344200                       # number of overall hits
-system.l2c.overall_hits::total                2705595                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker           59                       # number of ReadReq misses
+system.l2c.tags.occ_percent::cpu0.inst       0.072921                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.033267                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000718                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.089634                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.048429                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.993779                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023           78                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        65177                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4           78                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         3224                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         8984                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        52582                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.001190                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.994522                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 45398834                       # Number of tag accesses
+system.l2c.tags.data_accesses                45398834                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker        35730                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker         6852                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker        36375                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker         6496                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                  85453                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks       702476                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          702476                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks      1895131                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total         1895131                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data              78                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data              55                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                 133                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data            34                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data            35                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total                69                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            82259                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            74230                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               156489                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        951585                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        962532                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1914117                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       262545                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       278213                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           540758                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker         35730                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          6852                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              951585                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              344804                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker         36375                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          6496                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              962532                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              352443                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2696817                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker        35730                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         6852                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             951585                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             344804                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker        36375                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         6496                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             962532                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             352443                       # number of overall hits
+system.l2c.overall_hits::total                2696817                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker           62                       # number of ReadReq misses
 system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker           76                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                  136                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data          1494                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          1371                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              2865                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data            7                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data           19                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total              26                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          73838                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          65928                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             139766                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        10008                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst        10799                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           20807                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         8464                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         6902                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total          15366                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker           59                       # number of demand (read+write) misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker           67                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                  130                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data          1433                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          1300                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              2733                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data           16                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data            8                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total              24                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          72695                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          67565                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             140260                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        10064                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst        10823                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           20887                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         7102                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         8206                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total          15308                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker           62                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             10008                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             82302                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker           76                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             10799                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             72830                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                176075                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker           59                       # number of overall misses
+system.l2c.demand_misses::cpu0.inst             10064                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             79797                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker           67                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             10823                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             75771                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                176585                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker           62                       # number of overall misses
 system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            10008                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            82302                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker           76                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            10799                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            72830                       # number of overall misses
-system.l2c.overall_misses::total               176075                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu0.dtb.walker      8367000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.itb.walker       132500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker     10398500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total       18898000                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu0.data      1170500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data      1793500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total      2964000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data        77500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data       709000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total       786500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data   9841436000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   8835802500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  18677238500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1342423500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst   1437498498                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   2779921998                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data   1153652000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    952961500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total   2106613500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker      8367000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker       132500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   1342423500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  10995088000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker     10398500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   1437498498                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   9788764000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     23582671998                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker      8367000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker       132500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   1342423500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  10995088000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker     10398500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   1437498498                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   9788764000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    23582671998                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker        34694                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker         6744                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker        37434                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker         7553                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total              86425                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks       704221                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       704221                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks      1901578                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total      1901578                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         1552                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         1443                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            2995                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data           32                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.overall_misses::cpu0.inst            10064                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            79797                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker           67                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            10823                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            75771                       # number of overall misses
+system.l2c.overall_misses::total               176585                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker      5759000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker        83500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker      5729000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total       11571500                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data       494500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data       471000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total       965500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data       285000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data       200000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       485000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   6150345000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   5634905000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  11785250000                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst    832598498                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    909265000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   1741863498                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data    619097000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data    739733000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total   1358830000                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker      5759000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst    832598498                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data   6769442000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker      5729000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    909265000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   6374638000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     14897514998                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker      5759000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst    832598498                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data   6769442000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker      5729000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    909265000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   6374638000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    14897514998                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker        35792                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker         6853                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker        36442                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker         6496                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total              85583                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks       702476                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       702476                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks      1895131                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total      1895131                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         1511                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         1355                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            2866                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data           50                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data           43                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total            75                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       148468                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       148032                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           296500                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       940766                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       999726                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1940492                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       289255                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       268998                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       558253                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker        34694                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         6744                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          940766                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          437723                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker        37434                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         7553                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          999726                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          417030                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2881670                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker        34694                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         6744                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         940766                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         437723                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker        37434                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         7553                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         999726                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         417030                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2881670                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.001701                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000148                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.002030                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.001574                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.962629                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.950104                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.956594                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.218750                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.441860                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.346667                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.497333                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.445363                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.471386                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.010638                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.010802                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.010723                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.029261                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.025658                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.027525                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.001701                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.000148                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.010638                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.188023                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.002030                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.010802                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.174640                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.061102                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.001701                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.000148                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.010638                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.188023                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.002030                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.010802                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.174640                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.061102                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 141813.559322                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker       132500                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 136822.368421                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 138955.882353                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   783.467202                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  1308.169220                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  1034.554974                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 11071.428571                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 37315.789474                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total        30250                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 133284.162626                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 134022.001274                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 133632.203111                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 134135.041966                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 133114.038152                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 133605.132792                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 136301.039698                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 138070.341930                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 137095.763374                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 141813.559322                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker       132500                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 134135.041966                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 133594.420549                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 136822.368421                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 133114.038152                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 134405.657009                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 133935.379798                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 141813.559322                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker       132500                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 134135.041966                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 133594.420549                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 136822.368421                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 133114.038152                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 134405.657009                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 133935.379798                       # average overall miss latency
+system.l2c.SCUpgradeReq_accesses::total            93                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       154954                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       141795                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           296749                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       961649                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       973355                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1935004                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       269647                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       286419                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       556066                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker        35792                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         6853                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          961649                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          424601                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker        36442                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         6496                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          973355                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          428214                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2873402                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker        35792                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         6853                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         961649                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         424601                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker        36442                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         6496                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         973355                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         428214                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2873402                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.001732                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000146                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.001839                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.001519                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.948379                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.959410                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.953594                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.320000                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.186047                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.258065                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.469139                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.476498                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.472655                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.010465                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.011119                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.010794                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.026338                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.028650                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.027529                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.001732                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.000146                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.010465                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.187934                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.001839                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.011119                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.176947                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.061455                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.001732                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.000146                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.010465                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.187934                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.001839                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.011119                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.176947                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.061455                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 92887.096774                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker        83500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85507.462687                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 89011.538462                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   345.080251                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   362.307692                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total   353.274790                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 17812.500000                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        25000                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 20208.333333                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 84604.787124                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83399.763191                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 84024.311992                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82730.375397                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 84012.288645                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 83394.623354                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 87172.205013                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 90145.381428                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 88766.004703                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 92887.096774                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 82730.375397                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 84833.289472                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85507.462687                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 84012.288645                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 84130.313708                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 84364.555302                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 92887.096774                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 82730.375397                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 84833.289472                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85507.462687                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 84012.288645                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 84130.313708                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 84364.555302                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               95788                       # number of writebacks
-system.l2c.writebacks::total                    95788                       # number of writebacks
-system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::total           11                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.data           67                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data           76                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total          143                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst              7                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.data             67                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data             76                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                154                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst             7                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.data            67                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data            76                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total               154                       # number of overall MSHR hits
-system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker           59                       # number of ReadReq MSHR misses
+system.l2c.writebacks::writebacks               95305                       # number of writebacks
+system.l2c.writebacks::total                    95305                       # number of writebacks
+system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            6                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::cpu1.inst            6                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::total           12                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu0.data           74                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.data           66                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total          140                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst              6                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data             74                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst              6                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data             66                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                152                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst             6                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.data            74                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst             6                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data            66                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total               152                       # number of overall MSHR hits
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker           62                       # number of ReadReq MSHR misses
 system.l2c.ReadReq_mshr_misses::cpu0.itb.walker            1                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker           76                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total             136                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         1494                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         1371                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total         2865                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            7                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data           19                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        73838                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        65928                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        139766                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        10001                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        10795                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        20796                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data         8397                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data         6826                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total        15223                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker           59                       # number of demand (read+write) MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker           67                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total             130                       # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         1433                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         1300                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total         2733                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data           16                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data            8                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total           24                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        72695                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        67565                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        140260                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        10058                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        10817                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        20875                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data         7028                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data         8140                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total        15168                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker           62                       # number of demand (read+write) MSHR misses
 system.l2c.demand_mshr_misses::cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        10001                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data        82235                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker           76                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        10795                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        72754                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           175921                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker           59                       # number of overall MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        10058                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data        79723                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker           67                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        10817                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        75705                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           176433                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker           62                       # number of overall MSHR misses
 system.l2c.overall_mshr_misses::cpu0.itb.walker            1                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        10001                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data        82235                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker           76                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        10795                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        72754                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          175921                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        10058                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data        79723                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker           67                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        10817                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        75705                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          176433                       # number of overall MSHR misses
 system.l2c.ReadReq_mshr_uncacheable::cpu0.inst          667                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        14976                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16153                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        31796                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15353                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data        12235                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        27588                       # number of WriteReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        16364                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        14763                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        31794                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15955                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        11629                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        27584                       # number of WriteReq MSHR uncacheable
 system.l2c.overall_mshr_uncacheable_misses::cpu0.inst          667                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        30329                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        28388                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        59384                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker      7777000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker       122500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker      9638500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total     17538000                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    101680000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     93227000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    194907000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       476500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data      1301000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total      1777500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   9103056000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   8176522500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  17279578500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   1242027505                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   1328983000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   2571010505                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data   1061729002                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    875386503                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total   1937115505                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      7777000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       122500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   1242027505                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  10164785002                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker      9638500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   1328983000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   9051909003                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  21805242510                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      7777000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       122500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   1242027505                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  10164785002                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker      9638500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   1328983000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   9051909003                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  21805242510                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst     75239000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2829703000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   3082124500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   5987066500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst     75239000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2829703000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   3082124500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   5987066500                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.001701                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.000148                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.002030                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.001574                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.962629                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.950104                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.956594                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.218750                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.441860                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.346667                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.497333                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.445363                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.471386                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010631                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.010798                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010717                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.029030                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.025376                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.027269                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.001701                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.000148                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.010631                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.187870                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.002030                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.010798                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.174457                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.061048                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.001701                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.000148                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.010631                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.187870                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.002030                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.010798                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.174457                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.061048                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 131813.559322                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker       122500                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 126822.368421                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 128955.882353                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 68058.902276                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67999.270605                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68030.366492                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 68071.428571                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 68473.684211                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68365.384615                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 123284.162626                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 124022.001274                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 123632.203111                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 124190.331467                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 123110.977304                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 123630.049288                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 126441.467429                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 128242.968503                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 127249.261315                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 131813.559322                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker       122500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 124190.331467                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 123606.554411                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 126822.368421                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 123110.977304                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 124418.025167                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 123949.059578                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 131813.559322                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker       122500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 124190.331467                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 123606.554411                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 126822.368421                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 123110.977304                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 124418.025167                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 123949.059578                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112802.098951                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 188949.185363                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 190808.178047                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 188296.216505                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112802.098951                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 93300.240694                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 108571.385797                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 100819.522093                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               31796                       # Transaction distribution
-system.membus.trans_dist::ReadResp              68183                       # Transaction distribution
-system.membus.trans_dist::WriteReq              27588                       # Transaction distribution
-system.membus.trans_dist::WriteResp             27588                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       131978                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             8769                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq             4666                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        32319                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        26392                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        59378                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker      5139000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker        73500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker      5059000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total     10271500                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     27285000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     24739000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     52024000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       360000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data       208500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total       568500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   5423395000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   4959255000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  10382650000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    731721998                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    800800501                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   1532522499                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    543441001                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    653257500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total   1196698501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker      5139000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst    731721998                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data   5966836001                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker      5059000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    800800501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data   5612512500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  13122142500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker      5139000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst    731721998                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data   5966836001                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker      5059000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    800800501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data   5612512500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  13122142500                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst     43103498                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   3103826000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2811200500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   5958129998                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst     43103498                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   3103826000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2811200500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   5958129998                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.001732                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.000146                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.001839                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.001519                       # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.948379                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.959410                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.953594                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.320000                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.186047                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.258065                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.469139                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.476498                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.472655                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.010459                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011113                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010788                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.026064                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.028420                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.027277                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.001732                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.000146                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.010459                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.187760                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.001839                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.011113                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.176792                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.061402                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.001732                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.000146                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.010459                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.187760                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.001839                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.011113                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.176792                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.061402                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 82887.096774                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker        73500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 75507.462687                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 79011.538462                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19040.474529                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data        19030                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19035.492133                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        22500                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 26062.500000                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 23687.500000                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 74604.787124                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73399.763191                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 74024.311992                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72750.248360                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 74031.663215                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 73414.251449                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77325.128201                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 80252.764128                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 78896.261933                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 82887.096774                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72750.248360                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 74844.599438                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 75507.462687                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 74031.663215                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 74136.615811                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 74374.649300                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 82887.096774                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72750.248360                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 74844.599438                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 75507.462687                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 74031.663215                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 74136.615811                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 74374.649300                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 64622.935532                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 189674.040577                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 190422.034817                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 187397.936655                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 64622.935532                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96037.191745                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 106517.145347                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 100342.382667                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        356405                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       150205                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          505                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               31794                       # Transaction distribution
+system.membus.trans_dist::ReadResp              68215                       # Transaction distribution
+system.membus.trans_dist::WriteReq              27584                       # Transaction distribution
+system.membus.trans_dist::WriteResp             27584                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       131465                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             9298                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq             4631                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            137965                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           137965                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         36388                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            138363                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           138363                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         36422                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq         36194                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105478                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           24                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2082                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       468158                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       575742                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72895                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        72895                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 648637                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2070                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       468976                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       576548                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72868                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        72868                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 649416                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159125                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          768                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4164                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17317788                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     17481845                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2317120                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      2317120                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                19798965                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              501                       # Total snoops (count)
-system.membus.snoop_fanout::samples            415426                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4140                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17313116                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     17477149                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2315200                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      2315200                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                19792349                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                              523                       # Total snoops (count)
+system.membus.snoop_fanout::samples            275014                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.019224                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.137313                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  415426    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  269727     98.08%     98.08% # Request fanout histogram
+system.membus.snoop_fanout::1                    5287      1.92%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              415426                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            95665000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              275014                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            95656500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               18156                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             1698498                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             1704498                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy           923038607                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy           922039711                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         1006596250                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         1008874750                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy            1263123                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy            1321623                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2550,63 +2556,63 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests      5631885                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2836272                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests        46849                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops            558                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops          558                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5615551                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2827345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests        47668                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops            189                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq             150344                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2649691                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             27588                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            27588                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       836223                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1940234                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          158771                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq            2995                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq            75                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp           3070                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           296500                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          296500                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1940884                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       558486                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        36224                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5822943                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2687514                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        37786                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       167187                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               8715430                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    248409088                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     99970933                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        57188                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       288512                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              348725721                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          209954                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          3153965                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.027355                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.163116                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq             149135                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2640787                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             27584                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            27584                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       797781                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1934770                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          158854                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq            2867                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq            93                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp           2959                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           296749                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          296749                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1935422                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       556302                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4761                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5806529                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2681416                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        36041                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       166883                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               8690869                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    247708160                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     99732253                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        53396                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side       288936                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              347782745                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          141693                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          3081386                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.027688                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.164077                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                3067688     97.26%     97.26% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                  86277      2.74%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                2996069     97.23%     97.23% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                  85317      2.77%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            3153965                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         5543895402                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            3081386                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         5532635383                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           377377                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           308377                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        2914118404                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        2905951347                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        1329027112                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        1326155926                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy          23521931                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy          22725930                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy          95501099                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy          95104578                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    3037                       # number of quiesce instructions executed
+system.cpu0.kern.inst.quiesce                    3038                       # number of quiesce instructions executed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
 
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt
index 7463dd4c7..3e87001d4 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor-dual/stats.txt
@@ -1,168 +1,168 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 47.535940                       # Number of seconds simulated
-sim_ticks                                47535940136000                       # Number of ticks simulated
-final_tick                               47535940136000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 47.355903                       # Number of seconds simulated
+sim_ticks                                47355903328000                       # Number of ticks simulated
+final_tick                               47355903328000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 200561                       # Simulator instruction rate (inst/s)
-host_op_rate                                   235891                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            10615931561                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 769436                       # Number of bytes of host memory used
-host_seconds                                  4477.79                       # Real time elapsed on the host
-sim_insts                                   898069628                       # Number of instructions simulated
-sim_ops                                    1056270581                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 234942                       # Simulator instruction rate (inst/s)
+host_op_rate                                   276333                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            12593783431                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 765460                       # Number of bytes of host memory used
+host_seconds                                  3760.26                       # Real time elapsed on the host
+sim_insts                                   883443630                       # Number of instructions simulated
+sim_ops                                    1039082168                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker        98944                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker        89728                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          8161024                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         14243656                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher     14782784                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       150400                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       127744                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          3048640                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          9523856                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher     12507584                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        413056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             63147416                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      8161024                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      3048640                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total        11209664                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     75703424                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker       131584                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker       123776                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          7567040                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         14160840                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher     16409728                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       122112                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       100992                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          3330560                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          9705936                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher     10452736                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        444224                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             62549528                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      7567040                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      3330560                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total        10897600                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     75633728                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data             4                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          75724008                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         1546                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         1402                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst            127516                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            222570                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       230981                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         2350                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         1996                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             47635                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            148823                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher       195431                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                986704                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1182866                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total          75654312                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         2056                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         1934                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst            118235                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            221276                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       256402                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         1908                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         1578                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             52040                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            151668                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher       163324                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6941                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                977362                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1181777                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                1                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1185440                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          2081                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          1888                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              171681                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              299640                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher       310981                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          3164                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          2687                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               64133                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              200351                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       263118                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             8689                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1328414                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         171681                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          64133                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             235815                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1592551                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data                433                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1184351                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          2779                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          2614                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              159791                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              299030                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher       346519                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          2579                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          2133                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               70330                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              204957                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       220727                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             9381                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1320839                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         159791                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          70330                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             230121                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1597134                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data                435                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  0                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1592984                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1592551                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         2081                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         1888                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             171681                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             300073                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher       310981                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         3164                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         2687                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              64133                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             200351                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       263118                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            8689                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2921398                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        986704                       # Number of read requests accepted
-system.physmem.writeReqs                      1185440                       # Number of write requests accepted
-system.physmem.readBursts                      986704                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1185440                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 63115328                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     33728                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  75722560                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  63147416                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               75724008                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      527                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    2258                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bw_write::total                1597569                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1597134                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         2779                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         2614                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             159791                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             299465                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher       346519                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         2579                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         2133                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              70330                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             204957                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       220727                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            9381                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2918408                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        977362                       # Number of read requests accepted
+system.physmem.writeReqs                      1184351                       # Number of write requests accepted
+system.physmem.readBursts                      977362                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                    1184351                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 62527296                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                     23872                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                  75653504                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  62549528                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               75654312                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      373                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    2245                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               63842                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               66317                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               58522                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               64863                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               59095                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               67998                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               58322                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               56006                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               52486                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              111449                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              50777                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              58061                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              51458                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              52890                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              54883                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              59208                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               77123                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               81948                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               74623                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               80009                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               75007                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               80611                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               72005                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               72012                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               68266                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               73887                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              67546                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              72517                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              68786                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              69993                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              72865                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              75967                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               54912                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               56908                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               51582                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               63469                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               61411                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               61841                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               57272                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               62841                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               51834                       # Per bank write bursts
+system.physmem.perBankRdBursts::9              112088                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              55237                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              58857                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              56745                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              58205                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              53859                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              59928                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               69820                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               73385                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               70846                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               76844                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               76655                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               78828                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               72793                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               76848                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               69899                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               74878                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              69893                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              73658                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              73258                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              76164                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              72361                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              75956                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          44                       # Number of times write queue was full causing retry
-system.physmem.totGap                    47535938023500                       # Total gap between requests
+system.physmem.numWrRetry                          28                       # Number of times write queue was full causing retry
+system.physmem.totGap                    47355901307500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      25                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       5                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  986674                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  977332                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      2                       # Write request sizes (log2)
 system.physmem.writePktSize::3                   2572                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1182866                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    668450                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    115815                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     42206                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     32986                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                     28484                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                     26396                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                     23877                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                     21311                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                     18072                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      3298                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                     1542                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                     1045                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      854                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      616                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                      345                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                      301                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                      241                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                      189                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                       88                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       59                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                1181777                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    653624                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                    118392                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     43298                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     33441                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                     28719                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                     26608                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                     24389                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                     21172                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                     19081                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                      3369                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                     1474                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      993                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      791                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      539                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                      292                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                      238                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                      217                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                      181                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                       95                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                       68                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20                        6                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21                        2                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
@@ -188,166 +188,174 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    31147                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    37996                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    51637                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    54968                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    59491                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    61707                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    64761                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    68893                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    71932                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    72504                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    73761                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    76926                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    74288                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    75236                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    82718                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    73770                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    68266                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    65794                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     4098                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                     2036                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                     1439                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                     1105                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      896                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      756                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      640                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      509                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      526                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      444                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      328                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      386                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      373                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      283                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      314                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      286                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      288                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      274                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      232                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      270                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      191                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      251                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      159                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      174                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      172                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                      147                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                      178                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                      188                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      200                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                    26534                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    34947                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    50320                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    57992                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    63163                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    65860                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    68534                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    70437                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    72935                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    73131                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    75636                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    78760                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    75174                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    74381                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    78953                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    69890                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    64098                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    61316                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                     3117                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                     2352                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                     1927                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                     1425                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                     1156                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      977                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      837                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      699                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      531                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      599                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      547                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      500                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      401                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      502                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      396                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      357                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      372                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      385                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      328                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      331                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      310                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      300                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      259                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      273                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      241                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                      225                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                      168                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                      172                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                      147                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::62                       94                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                      135                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       984595                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      141.009629                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      96.339121                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     189.114371                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         670707     68.12%     68.12% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       190612     19.36%     87.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        44448      4.51%     91.99% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        20648      2.10%     94.09% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        14900      1.51%     95.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         9763      0.99%     96.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5507      0.56%     97.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         4424      0.45%     97.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        23586      2.40%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         984595                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         61315                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        16.083617                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      159.391032                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          61313    100.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::63                      102                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       973522                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      141.938602                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean      96.538228                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     191.263762                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         662821     68.08%     68.08% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255       188353     19.35%     87.43% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        43865      4.51%     91.94% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        19742      2.03%     93.97% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639        14303      1.47%     95.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         9443      0.97%     96.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         6391      0.66%     97.06% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         5216      0.54%     97.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        23388      2.40%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         973522                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         57494                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        16.992747                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      164.605284                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023          57491     99.99%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::25600-26623            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           61315                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         61315                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        19.296502                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.510563                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        8.190386                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19           48917     79.78%     79.78% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23            5503      8.97%     88.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27            3053      4.98%     93.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31            1653      2.70%     96.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35             478      0.78%     97.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39             276      0.45%     97.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43             266      0.43%     98.09% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              90      0.15%     98.24% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             261      0.43%     98.67% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              71      0.12%     98.78% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59              38      0.06%     98.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              55      0.09%     98.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67             246      0.40%     99.33% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71              32      0.05%     99.39% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75              47      0.08%     99.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79             108      0.18%     99.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83             156      0.25%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-99               1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             1      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::120-123             1      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131            24      0.04%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147            11      0.02%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::148-151             2      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.rdPerTurnAround::total           57494                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         57494                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.560163                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.793170                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       13.728131                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19           49230     85.63%     85.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23            2347      4.08%     89.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27             805      1.40%     91.11% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31             601      1.05%     92.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             998      1.74%     93.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39             486      0.85%     94.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43             329      0.57%     95.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47             263      0.46%     95.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51             216      0.38%     96.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55             180      0.31%     96.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59             129      0.22%     96.68% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63             154      0.27%     96.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             478      0.83%     97.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71             131      0.23%     98.01% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75             143      0.25%     98.25% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79             111      0.19%     98.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83             107      0.19%     98.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87              71      0.12%     98.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91              85      0.15%     98.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95              71      0.12%     99.03% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99             101      0.18%     99.20% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103            73      0.13%     99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107            62      0.11%     99.44% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111            52      0.09%     99.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115            38      0.07%     99.59% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119            47      0.08%     99.68% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123            26      0.05%     99.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127            37      0.06%     99.79% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            49      0.09%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135            22      0.04%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-139             8      0.01%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143            12      0.02%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             6      0.01%     99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::148-151             5      0.01%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-155             2      0.00%     99.97% # Writes before turning the bus around for reads
 system.physmem.wrPerTurnAround::160-163             6      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::164-167             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             8      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::180-183             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           61315                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    31916274746                       # Total ticks spent queuing
-system.physmem.totMemAccLat               50407093496                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   4930885000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       32363.64                       # Average queueing delay per DRAM burst
+system.physmem.wrPerTurnAround::172-175             4      0.01%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-179             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::184-187             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             2      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-195             3      0.01%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::220-223             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::236-239             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           57494                       # Writes before turning the bus around for reads
+system.physmem.totQLat                    32578317305                       # Total ticks spent queuing
+system.physmem.totMemAccLat               50896861055                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   4884945000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       33345.63                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  51113.64                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.33                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.59                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.33                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.59                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  52095.63                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           1.32                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.60                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        1.32                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.60                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.32                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     734466                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    450279                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   74.48                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  38.06                       # Row buffer hit rate for writes
-system.physmem.avgGap                     21884340.09                       # Average gap between requests
-system.physmem.pageHitRate                      54.61                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 3920933520                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 2139398250                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                3860672400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3974430240                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3104816267280                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1203845511330                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           27465556979250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             31788114192270                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.717535                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   45690953287273                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1587329380000                       # Time in different power states
+system.physmem.avgRdQLen                         1.15                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        22.69                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     734277                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    451275                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   75.16                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  38.18                       # Row buffer hit rate for writes
+system.physmem.avgGap                     21906655.19                       # Average gap between requests
+system.physmem.pageHitRate                      54.91                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 3752269920                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                 2047369500                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                3667786200                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               3862203120                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3093057342960                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1180767055500                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           27377781027000                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             31664935054200                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              668.658673                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   45545161867023                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1581317660000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    257656491727                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    229423166977                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 3522604680                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 1922056125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                3831445800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3692478960                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3104816267280                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1196085851100                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           27472363698750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             31786234402695                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.677991                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   45702273449121                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1587329380000                       # Time in different power states
+system.physmem_1.actEnergy                 3607556400                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                 1968408750                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                3952673400                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               3797714160                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3093057342960                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1177905490200                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           27380291180250                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             31664580366120                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.651183                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   45549316476567                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1581317660000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    246336261879                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    225268560933                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst          704                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
@@ -378,22 +386,22 @@ system.realview.nvmem.bw_total::total              28                       # To
 system.cf0.dma_read_full_pages                    122                       # Number of full page size DMA reads (not PRD).
 system.cf0.dma_read_bytes                      499712                       # Number of bytes transfered via DMA reads (not PRD).
 system.cf0.dma_read_txs                           122                       # Number of DMA read transactions (not PRD).
-system.cf0.dma_write_full_pages                  1671                       # Number of full page size DMA writes.
-system.cf0.dma_write_bytes                    6846976                       # Number of bytes transfered via DMA writes.
-system.cf0.dma_write_txs                         1674                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups              146462396                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted        102364881                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect          6839955                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups           108739004                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits               75372629                       # Number of BTB hits
+system.cf0.dma_write_full_pages                  1667                       # Number of full page size DMA writes.
+system.cf0.dma_write_bytes                    6830592                       # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs                         1670                       # Number of DMA write transactions.
+system.cpu0.branchPred.lookups              145452632                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted        102233764                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect          6537956                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups           107843095                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits               75495824                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            69.315173                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS               17612403                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect           1195732                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        3915449                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           2665463                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses         1249986                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted       447212                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            70.005246                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS               17327542                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect           1162135                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        3835403                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits           2658726                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses         1176677                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted       420775                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -424,62 +432,61 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   302048                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               302048                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        10564                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        84260                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walkWaitTime::samples       302048                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0         302048    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       302048                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples        94824                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 22896.634818                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 21259.302446                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev 17613.215135                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-65535        93928     99.06%     99.06% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-131071          167      0.18%     99.23% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-196607          600      0.63%     99.86% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-262143           30      0.03%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-327679           32      0.03%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::327680-393215           18      0.02%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-458751           34      0.04%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::458752-524287           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::524288-589823            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total        94824                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples   -909613592                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0     -909613592    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total   -909613592                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        84260     88.86%     88.86% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        10564     11.14%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total        94824                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       302048                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                   298304                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               298304                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        10716                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        85635                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walkWaitTime::samples       298304                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0         298304    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total       298304                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples        96351                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 22754.257870                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 21300.315388                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev 14215.969550                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-65535        95122     98.72%     98.72% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-131071         1073      1.11%     99.84% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-196607           26      0.03%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::196608-262143           56      0.06%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::262144-327679           56      0.06%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::327680-393215           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::393216-458751            6      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total        96351                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples    734209704                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0      734209704    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total    734209704                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        85635     88.88%     88.88% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        10716     11.12%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total        96351                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       298304                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       302048                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        94824                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       298304                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        96351                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        94824                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       396872                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        96351                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       394655                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    94909868                       # DTB read hits
-system.cpu0.dtb.read_misses                    253021                       # DTB read misses
-system.cpu0.dtb.write_hits                   83284387                       # DTB write hits
-system.cpu0.dtb.write_misses                    49027                       # DTB write misses
+system.cpu0.dtb.read_hits                    93899745                       # DTB read hits
+system.cpu0.dtb.read_misses                    250404                       # DTB read misses
+system.cpu0.dtb.write_hits                   82108561                       # DTB write hits
+system.cpu0.dtb.write_misses                    47900                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              42028                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                   1061                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   38313                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                     2113                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                 10577                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_tlb_mva_asid              41340                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   39156                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                     2185                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                 10307                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                    10792                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                95162889                       # DTB read accesses
-system.cpu0.dtb.write_accesses               83333414                       # DTB write accesses
+system.cpu0.dtb.perms_faults                    10956                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                94150149                       # DTB read accesses
+system.cpu0.dtb.write_accesses               82156461                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        178194255                       # DTB hits
-system.cpu0.dtb.misses                         302048                       # DTB misses
-system.cpu0.dtb.accesses                    178496303                       # DTB accesses
+system.cpu0.dtb.hits                        176008306                       # DTB hits
+system.cpu0.dtb.misses                         298304                       # DTB misses
+system.cpu0.dtb.accesses                    176306610                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -509,885 +516,876 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    66529                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                66529                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walksLongTerminationLevel::Level2          603                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksLongTerminationLevel::Level3        54822                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples        66529                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          66529    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        66529                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples        55425                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 25786.567433                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 23469.117152                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev 20785.804114                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-32767        51379     92.70%     92.70% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::32768-65535         3140      5.67%     98.37% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::65536-98303           12      0.02%     98.39% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::98304-131071            1      0.00%     98.39% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-163839          536      0.97%     99.36% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::163840-196607          270      0.49%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::196608-229375            8      0.01%     99.86% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::229376-262143           14      0.03%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::262144-294911           15      0.03%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::294912-327679           29      0.05%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::327680-360447           10      0.02%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::360448-393215            2      0.00%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::393216-425983            5      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::425984-458751            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total        55425                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples   -910742092                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     -910742092    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total   -910742092                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        54822     98.91%     98.91% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M          603      1.09%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        55425                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                    65048                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                65048                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walksLongTerminationLevel::Level2          515                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksLongTerminationLevel::Level3        52970                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples        65048                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          65048    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        65048                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples        53485                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 25497.494625                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 23453.450778                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev 17328.133028                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-32767        49469     92.49%     92.49% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-65535         2789      5.21%     97.71% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::65536-98303            9      0.02%     97.72% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::98304-131071         1088      2.03%     99.76% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::131072-163839           21      0.04%     99.80% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::163840-196607           14      0.03%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::196608-229375           47      0.09%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::229376-262143           18      0.03%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::262144-294911            6      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::294912-327679            8      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::327680-360447            5      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::360448-393215            8      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::425984-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total        53485                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples    733487204                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0      733487204    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total    733487204                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        52970     99.04%     99.04% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M          515      0.96%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        53485                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        66529                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        66529                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        65048                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        65048                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        55425                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        55425                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       121954                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   260612167                       # ITB inst hits
-system.cpu0.itb.inst_misses                     66529                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        53485                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        53485                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       118533                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   259203584                       # ITB inst hits
+system.cpu0.itb.inst_misses                     65048                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
 system.cpu0.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              42028                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                   1061                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   27578                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              41340                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   28333                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                   178681                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                   171713                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               260678696                       # ITB inst accesses
-system.cpu0.itb.hits                        260612167                       # DTB hits
-system.cpu0.itb.misses                          66529                       # DTB misses
-system.cpu0.itb.accesses                    260678696                       # DTB accesses
-system.cpu0.numCycles                      1099930824                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               259268632                       # ITB inst accesses
+system.cpu0.itb.hits                        259203584                       # DTB hits
+system.cpu0.itb.misses                          65048                       # DTB misses
+system.cpu0.itb.accesses                    259268632                       # DTB accesses
+system.cpu0.numCycles                      1023758481                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                  487305462                       # Number of instructions committed
-system.cpu0.committedOps                    572197777                       # Number of ops (including micro ops) committed
-system.cpu0.discardedOps                     47186623                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu0.numFetchSuspends                     4440                       # Number of times Execute suspended instruction fetching
-system.cpu0.quiesceCycles                 93972724601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.cpi                              2.257169                       # CPI: cycles per instruction
-system.cpu0.ipc                              0.443033                       # IPC: instructions per cycle
+system.cpu0.committedInsts                  483101155                       # Number of instructions committed
+system.cpu0.committedOps                    567019823                       # Number of ops (including micro ops) committed
+system.cpu0.discardedOps                     47457065                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu0.numFetchSuspends                     4178                       # Number of times Execute suspended instruction fetching
+system.cpu0.quiesceCycles                 93688785177                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.cpi                              2.119139                       # CPI: cycles per instruction
+system.cpu0.ipc                              0.471890                       # IPC: instructions per cycle
 system.cpu0.op_class_0::No_OpClass                  1      0.00%      0.00% # Class of committed instruction
-system.cpu0.op_class_0::IntAlu              396450876     69.29%     69.29% # Class of committed instruction
-system.cpu0.op_class_0::IntMult               1302433      0.23%     69.51% # Class of committed instruction
-system.cpu0.op_class_0::IntDiv                  64217      0.01%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatAdd                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatCmp                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatCvt                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatMult                   0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatDiv                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::FloatSqrt                   0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdAdd                     0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdAlu                     0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdCmp                     0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdCvt                     0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdMisc                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdMult                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdShift                   0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdSqrt                    0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     69.52% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMisc           76920      0.01%     69.54% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMult               0      0.00%     69.54% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     69.54% # Class of committed instruction
-system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     69.54% # Class of committed instruction
-system.cpu0.op_class_0::MemRead              91382938     15.97%     85.51% # Class of committed instruction
-system.cpu0.op_class_0::MemWrite             82920392     14.49%    100.00% # Class of committed instruction
+system.cpu0.op_class_0::IntAlu              393333975     69.37%     69.37% # Class of committed instruction
+system.cpu0.op_class_0::IntMult               1298911      0.23%     69.60% # Class of committed instruction
+system.cpu0.op_class_0::IntDiv                  62117      0.01%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatAdd                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatCmp                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatCvt                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatMult                   0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatDiv                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::FloatSqrt                   0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdAdd                     0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdAlu                     0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdCmp                     0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdCvt                     0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdMisc                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdMult                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdShift                   0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdSqrt                    0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     69.61% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMisc           39633      0.01%     69.62% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMult               0      0.00%     69.62% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     69.62% # Class of committed instruction
+system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     69.62% # Class of committed instruction
+system.cpu0.op_class_0::MemRead              90520623     15.96%     85.58% # Class of committed instruction
+system.cpu0.op_class_0::MemWrite             81764563     14.42%    100.00% # Class of committed instruction
 system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu0.op_class_0::total               572197777                       # Class of committed instruction
+system.cpu0.op_class_0::total               567019823                       # Class of committed instruction
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   13277                       # number of quiesce instructions executed
-system.cpu0.tickCycles                      780613530                       # Number of cycles that the object actually ticked
-system.cpu0.idleCycles                      319317294                       # Total number of cycles that the object has spent stopped
-system.cpu0.dcache.tags.replacements          5972011                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          508.033077                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          169168179                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          5972523                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            28.324408                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       7690769000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.033077                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.992252                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.992252                       # Average percentage of cache occupancy
+system.cpu0.kern.inst.quiesce                   13020                       # number of quiesce instructions executed
+system.cpu0.tickCycles                      768761843                       # Number of cycles that the object actually ticked
+system.cpu0.idleCycles                      254996638                       # Total number of cycles that the object has spent stopped
+system.cpu0.dcache.tags.replacements          6026209                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          478.505782                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          166971566                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          6026721                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            27.705209                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       5039130000                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   478.505782                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.934582                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.934582                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          388                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        359361260                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       359361260                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     87043361                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       87043361                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     77242749                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      77242749                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       305030                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       305030                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       287060                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       287060                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1877481                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      1877481                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1849167                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      1849167                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    164573170                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       164573170                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    164878200                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      164878200                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      3693348                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      3693348                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      2460225                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      2460225                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       661742                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       661742                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       847892                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total       847892                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       173543                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       173543                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data       200600                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total       200600                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      7001465                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       7001465                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      7663207                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      7663207                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  64125292500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  64125292500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  62047058000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  62047058000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  51167444000                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  51167444000                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2860725000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   2860725000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   5699610500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total   5699610500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      5746000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5746000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 177339794500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 177339794500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 177339794500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 177339794500                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     90736709                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     90736709                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     79702974                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     79702974                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       966772                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       966772                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      1134952                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1134952                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2051024                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      2051024                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2049767                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      2049767                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    171574635                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    171574635                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    172541407                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    172541407                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.040704                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.040704                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.030867                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.030867                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.684486                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.684486                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.747073                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.747073                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.084613                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.084613                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.097865                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.097865                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.040807                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.040807                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.044414                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.044414                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17362.374870                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 17362.374870                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 25220.074587                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 25220.074587                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 60346.652640                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 60346.652640                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 16484.243098                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 16484.243098                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 28412.814058                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 28412.814058                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses        355154483                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       355154483                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     85976696                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       85976696                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     76051356                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      76051356                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       300861                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       300861                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       281214                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       281214                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1915398                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      1915398                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1894723                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      1894723                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    162309266                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       162309266                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    162610127                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      162610127                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      3729679                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      3729679                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      2481919                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      2481919                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       681303                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       681303                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       827220                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total       827220                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       176003                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       176003                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data       195484                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total       195484                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      7038818                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       7038818                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      7720121                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      7720121                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  57503024000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  57503024000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  50806938500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  50806938500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  27591387500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  27591387500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2577956500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   2577956500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   4885048500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total   4885048500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      3405000                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3405000                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 135901350000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 135901350000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 135901350000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 135901350000                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     89706375                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     89706375                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     78533275                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     78533275                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       982164                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       982164                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      1108434                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1108434                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2091401                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      2091401                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2090207                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      2090207                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    169348084                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    169348084                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    170330248                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    170330248                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.041577                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.041577                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.031603                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.031603                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.693675                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.693675                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.746296                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.746296                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.084156                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.084156                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.093524                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.093524                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.041564                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.041564                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.045324                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.045324                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15417.687152                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 15417.687152                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20470.828621                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 20470.828621                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 33354.352530                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 33354.352530                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14647.230445                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14647.230445                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24989.505535                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24989.505535                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25328.955369                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 25328.955369                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 23141.720496                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 23141.720496                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19307.410704                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 19307.410704                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 17603.525903                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 17603.525903                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      5972043                       # number of writebacks
-system.cpu0.dcache.writebacks::total          5972043                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       444932                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       444932                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1012331                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      1012331                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data           90                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::total           90                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        46565                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        46565                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data           65                       # number of StoreCondReq MSHR hits
-system.cpu0.dcache.StoreCondReq_mshr_hits::total           65                       # number of StoreCondReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      1457353                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      1457353                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      1457353                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      1457353                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      3248416                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      3248416                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1447894                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      1447894                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       660170                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       660170                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       847802                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total       847802                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       126978                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       126978                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       200535                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total       200535                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      5544112                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      5544112                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      6204282                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      6204282                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31552                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31552                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        31148                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        31148                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        62700                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        62700                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  50756784000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50756784000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  36350818500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36350818500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  16579433500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  16579433500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  50311370000                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  50311370000                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1783759500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1783759500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   5494928000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   5494928000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      5416500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5416500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 137418972500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 137418972500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 153998406000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 153998406000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6041391000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6041391000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6041391000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6041391000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035800                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035800                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018166                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018166                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.682860                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.682860                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.746994                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.746994                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.061910                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.061910                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.097833                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.097833                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032313                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.032313                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035958                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.035958                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15625.087427                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15625.087427                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 25105.994292                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25105.994292                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 25113.885060                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 25113.885060                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 59343.301856                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 59343.301856                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14047.783868                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14047.783868                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 27401.341412                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27401.341412                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.writebacks::writebacks      6026220                       # number of writebacks
+system.cpu0.dcache.writebacks::total          6026220                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       447326                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       447326                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      1020420                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      1020420                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data           73                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::total           73                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        44988                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        44988                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.StoreCondReq_mshr_hits::cpu0.data           67                       # number of StoreCondReq MSHR hits
+system.cpu0.dcache.StoreCondReq_mshr_hits::total           67                       # number of StoreCondReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      1467819                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      1467819                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      1467819                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      1467819                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      3282353                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      3282353                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1461499                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      1461499                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       679841                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       679841                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       827147                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total       827147                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       131015                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       131015                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       195417                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total       195417                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      5570999                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      5570999                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      6250840                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      6250840                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31702                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31702                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        31225                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        31225                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        62927                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        62927                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  45702695000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  45702695000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  29281044500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  29281044500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  14665959000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  14665959000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  26759895500                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  26759895500                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1703041500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1703041500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   4687173500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4687173500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      3267500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3267500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 101743635000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 101743635000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 116409594000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 116409594000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6136923000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6136923000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6136923000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6136923000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036590                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036590                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018610                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018610                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.692187                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.692187                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.746230                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.746230                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.062645                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.062645                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.093492                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.093492                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032897                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.032897                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.036698                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.036698                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13923.759876                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13923.759876                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 20034.939812                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20034.939812                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21572.630953                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21572.630953                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 32352.043228                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 32352.043228                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12998.828378                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12998.828378                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23985.495121                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23985.495121                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24786.471215                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24786.471215                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24821.309863                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24821.309863                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 191474.106237                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 191474.106237                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 96353.923445                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 96353.923445                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements         10516028                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.897153                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          249911266                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs         10516540                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            23.763640                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      33054279000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.897153                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999799                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999799                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18263.086208                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18263.086208                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18623.032104                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18623.032104                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 193581.572141                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 193581.572141                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 97524.480748                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 97524.480748                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          9817579                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.932451                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          249208397                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          9818091                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            25.382572                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      22021065000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.932451                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999868                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999868                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        531372181                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       531372181                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    249911266                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      249911266                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    249911266                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       249911266                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    249911266                       # number of overall hits
-system.cpu0.icache.overall_hits::total      249911266                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst     10516550                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total     10516550                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst     10516550                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total      10516550                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst     10516550                       # number of overall misses
-system.cpu0.icache.overall_misses::total     10516550                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 109481334000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total 109481334000                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst 109481334000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total 109481334000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst 109481334000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total 109481334000                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    260427816                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    260427816                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    260427816                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    260427816                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    260427816                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    260427816                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.040382                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.040382                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.040382                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.040382                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.040382                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.040382                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10410.384965                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 10410.384965                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10410.384965                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 10410.384965                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10410.384965                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 10410.384965                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses        527871096                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       527871096                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    249208397                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      249208397                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    249208397                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       249208397                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    249208397                       # number of overall hits
+system.cpu0.icache.overall_hits::total      249208397                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      9818101                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      9818101                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      9818101                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       9818101                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      9818101                       # number of overall misses
+system.cpu0.icache.overall_misses::total      9818101                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  99002118000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  99002118000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  99002118000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  99002118000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  99002118000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  99002118000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    259026498                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    259026498                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    259026498                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    259026498                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    259026498                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    259026498                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.037904                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.037904                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.037904                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.037904                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.037904                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.037904                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10083.632059                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 10083.632059                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10083.632059                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 10083.632059                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10083.632059                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 10083.632059                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks     10516028                       # number of writebacks
-system.cpu0.icache.writebacks::total         10516028                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst     10516550                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total     10516550                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst     10516550                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total     10516550                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst     10516550                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total     10516550                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        52309                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::total        52309                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        52309                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::total        52309                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 104223059500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total 104223059500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 104223059500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total 104223059500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 104223059500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total 104223059500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   7414627000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   7414627000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   7414627000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   7414627000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.040382                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.040382                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.040382                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.040382                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.040382                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.040382                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9910.385012                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9910.385012                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9910.385012                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total  9910.385012                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9910.385012                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total  9910.385012                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 141746.678392                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 141746.678392                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 141746.678392                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      8036343                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      8037705                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit         1205                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.writebacks::writebacks      9817579                       # number of writebacks
+system.cpu0.icache.writebacks::total          9817579                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      9818101                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      9818101                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      9818101                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      9818101                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      9818101                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      9818101                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        52299                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.ReadReq_mshr_uncacheable::total        52299                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        52299                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::total        52299                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  94093068000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  94093068000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  94093068000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  94093068000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  94093068000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  94093068000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   4837195500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   4837195500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   4837195500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total   4837195500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.037904                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037904                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.037904                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.037904                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.037904                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.037904                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9583.632110                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9583.632110                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9583.632110                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total  9583.632110                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9583.632110                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total  9583.632110                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 92491.166179                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 92491.166179                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 92491.166179                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 92491.166179                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      8242304                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      8243665                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit         1198                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage      1038823                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements         2850300                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16126.746563                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs          26039957                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs         2866458                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs            9.084367                       # Average number of references to valid blocks.
-system.cpu0.l2cache.tags.warmup_cycle      8707838500                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 15278.163009                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    75.302883                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    76.950246                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher   696.330425                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.932505                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.004596                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.004697                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.042501                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.984298                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1240                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023           58                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14860                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           23                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          522                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          622                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4           73                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           14                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3           43                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1092                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         5314                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7823                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          536                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.075684                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.003540                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.906982                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses       554897291                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses      554897291                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       569819                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       172472                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total        742291                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks      3893367                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total      3893367                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks     12591574                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total     12591574                       # number of WritebackClean hits
-system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          369                       # number of UpgradeReq hits
-system.cpu0.l2cache.UpgradeReq_hits::total          369                       # number of UpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       917893                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       917893                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      9767058                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      9767058                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      3005656                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total      3005656                       # number of ReadSharedReq hits
-system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       229746                       # number of InvalidateReq hits
-system.cpu0.l2cache.InvalidateReq_hits::total       229746                       # number of InvalidateReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       569819                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker       172472                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      9767058                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data      3923549                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total       14432898                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       569819                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker       172472                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      9767058                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data      3923549                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total      14432898                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        11861                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         8276                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total        20137                       # number of ReadReq misses
-system.cpu0.l2cache.WritebackDirty_misses::writebacks            2                       # number of WritebackDirty misses
-system.cpu0.l2cache.WritebackDirty_misses::total            2                       # number of WritebackDirty misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       260415                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total       260415                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       200530                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total       200530                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            5                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::total            5                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data       278151                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total       278151                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       749491                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total       749491                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1029564                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total      1029564                       # number of ReadSharedReq misses
-system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       615811                       # number of InvalidateReq misses
-system.cpu0.l2cache.InvalidateReq_misses::total       615811                       # number of InvalidateReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        11861                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker         8276                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst       749491                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data      1307715                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total      2077343                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        11861                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker         8276                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst       749491                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data      1307715                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total      2077343                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    476400500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    367251000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total    843651500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   3484637000                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total   3484637000                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   2105132000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   2105132000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      5326000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      5326000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  18710306493                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total  18710306493                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  29430808500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total  29430808500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  43223836490                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total  43223836490                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    408693500                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::total    408693500                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    476400500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    367251000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst  29430808500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data  61934142983                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total  92208602983                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    476400500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    367251000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst  29430808500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data  61934142983                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total  92208602983                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       581680                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       180748                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total       762428                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3893369                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total      3893369                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks     12591574                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total     12591574                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       260784                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total       260784                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       200530                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total       200530                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1196044                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total      1196044                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst     10516549                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total     10516549                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      4035220                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total      4035220                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       845557                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::total       845557                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       581680                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       180748                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst     10516549                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data      5231264                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total     16510241                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       581680                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       180748                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst     10516549                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data      5231264                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total     16510241                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.020391                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.045788                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.026412                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.WritebackDirty_miss_rate::writebacks     0.000001                       # miss rate for WritebackDirty accesses
-system.cpu0.l2cache.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.998585                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.998585                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.prefetcher.pfSpanPage      1073071                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements         2829183                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16163.343057                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs          24764914                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs         2845343                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs            8.703666                       # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.warmup_cycle      5659477500                       # Cycle when the warmup percentage was hit.
+system.cpu0.l2cache.tags.occ_blocks::writebacks 15257.249232                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    57.561913                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    60.708141                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher   787.823770                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.931229                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003513                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.003705                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.048085                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.986532                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1356                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023           56                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14748                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          123                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          574                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          643                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           23                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3           22                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1176                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2616                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         5298                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         5548                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.082764                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.003418                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.900146                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses       533961635                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses      533961635                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       561309                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       167224                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total        728533                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks      3942058                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total      3942058                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks     11898812                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total     11898812                       # number of WritebackClean hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          611                       # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total          611                       # number of UpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       933174                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       933174                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      9093916                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      9093916                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      3073539                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total      3073539                       # number of ReadSharedReq hits
+system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       216814                       # number of InvalidateReq hits
+system.cpu0.l2cache.InvalidateReq_hits::total       216814                       # number of InvalidateReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       561309                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker       167224                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      9093916                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data      4006713                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total       13829162                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       561309                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker       167224                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      9093916                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data      4006713                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total      13829162                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        12299                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         8468                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total        20767                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       256901                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total       256901                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       195411                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total       195411                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            6                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total            6                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data       279617                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total       279617                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       724184                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total       724184                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1019232                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total      1019232                       # number of ReadSharedReq misses
+system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       608335                       # number of InvalidateReq misses
+system.cpu0.l2cache.InvalidateReq_misses::total       608335                       # number of InvalidateReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        12299                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker         8468                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst       724184                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data      1298849                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total      2043800                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        12299                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker         8468                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst       724184                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data      1298849                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total      2043800                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    444586500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    341709500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total    786296000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   2032659000                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total   2032659000                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   1558169000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   1558169000                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      3166000                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      3166000                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  14018472997                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total  14018472997                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  24426242000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total  24426242000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  35646536993                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total  35646536993                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    333062000                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::total    333062000                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    444586500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    341709500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst  24426242000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data  49665009990                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total  74877547990                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    444586500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    341709500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst  24426242000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data  49665009990                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total  74877547990                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       573608                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       175692                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total       749300                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3942058                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total      3942058                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks     11898812                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total     11898812                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       257512                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total       257512                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       195411                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total       195411                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            6                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            6                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1212791                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total      1212791                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      9818100                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      9818100                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      4092771                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total      4092771                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       825149                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::total       825149                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       573608                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       175692                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      9818100                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data      5305562                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total     15872962                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       573608                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       175692                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      9818100                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data      5305562                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total     15872962                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.021441                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.048198                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.027715                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.997627                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.997627                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.232559                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.232559                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.071268                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.071268                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.255144                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.255144                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.728290                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.728290                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.020391                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.045788                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.071268                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.249981                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.125821                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.020391                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.045788                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.071268                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.249981                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.125821                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 40165.289605                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 44375.422910                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 41895.590207                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 13381.091719                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 13381.091719                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 10497.840722                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 10497.840722                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data      1065200                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total      1065200                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 67266.723805                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 67266.723805                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 39267.727698                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 39267.727698                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 41982.661097                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 41982.661097                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   663.667099                       # average InvalidateReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   663.667099                       # average InvalidateReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 40165.289605                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 44375.422910                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 39267.727698                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 47360.581612                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 44387.760222                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 40165.289605                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 44375.422910                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 39267.727698                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 47360.581612                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 44387.760222                       # average overall miss latency
-system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.230557                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.230557                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.073760                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.073760                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.249032                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.249032                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.737243                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.737243                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.021441                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.048198                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.073760                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.244809                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.128760                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.021441                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.048198                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.073760                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.244809                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.128760                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 36148.182779                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 40353.034955                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 37862.763038                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  7912.226889                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  7912.226889                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  7973.803931                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  7973.803931                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 527666.666667                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 527666.666667                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50134.551894                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50134.551894                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 33729.331220                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 33729.331220                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 34973.918591                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 34973.918591                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   547.497678                       # average InvalidateReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   547.497678                       # average InvalidateReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 36148.182779                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 40353.034955                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 33729.331220                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 38237.708918                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 36636.436046                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 36148.182779                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 40353.034955                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 33729.331220                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 38237.708918                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 36636.436046                       # average overall miss latency
+system.cpu0.l2cache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs               1                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs           90                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           49728                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks      1630983                       # number of writebacks
-system.cpu0.l2cache.writebacks::total         1630983                       # number of writebacks
-system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker            1                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker            2                       # number of ReadReq MSHR hits
+system.cpu0.l2cache.unused_prefetches           48128                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks      1646117                       # number of writebacks
+system.cpu0.l2cache.writebacks::total         1646117                       # number of writebacks
+system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker            3                       # number of ReadReq MSHR hits
 system.cpu0.l2cache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         9619                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total         9619                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            7                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data         1673                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total         1673                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker            1                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker            2                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            7                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data        11292                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total        11302                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker            1                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker            2                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            7                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data        11292                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total        11302                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker        11860                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         8274                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total        20134                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.WritebackDirty_mshr_misses::writebacks            2                       # number of WritebackDirty MSHR misses
-system.cpu0.l2cache.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       816392                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       816392                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       260415                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total       260415                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       200530                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       200530                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       268532                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total       268532                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       749484                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       749484                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data      1027891                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1027891                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       615811                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::total       615811                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker        11860                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         8274                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       749484                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1296423                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total      2066041                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker        11860                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         8274                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       749484                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1296423                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       816392                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total      2882433                       # number of overall MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst        52309                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31552                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        83861                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        31148                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        31148                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst        52309                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        62700                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total       115009                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    405225500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    317581000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    722806500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  46297805758                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  46297805758                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   7801522496                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   7801522496                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3985601996                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3985601996                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      4972000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      4972000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  15679279493                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  15679279493                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  24933652500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  24933652500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  36914926990                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  36914926990                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  43692307000                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  43692307000                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    405225500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    317581000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  24933652500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  52594206483                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total  78250665483                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    405225500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    317581000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  24933652500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  52594206483                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  46297805758                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total 124548471241                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   6996155000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   5788797000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total  12784952000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   6996155000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   5788797000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total  12784952000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.020389                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.045776                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.026408                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
-system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         9808                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total         9808                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            9                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            9                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          898                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          898                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.InvalidateReq_mshr_hits::cpu0.data            3                       # number of InvalidateReq MSHR hits
+system.cpu0.l2cache.InvalidateReq_mshr_hits::total            3                       # number of InvalidateReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker            3                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            9                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data        10706                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total        10718                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker            3                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            9                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data        10706                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total        10718                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker        12299                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         8465                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total        20764                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       828377                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       828377                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       256901                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total       256901                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       195411                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       195411                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            6                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            6                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       269809                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total       269809                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       724175                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       724175                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data      1018334                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1018334                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       608332                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::total       608332                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker        12299                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         8465                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       724175                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1288143                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total      2033082                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker        12299                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         8465                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       724175                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1288143                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       828377                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total      2861459                       # number of overall MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst        52299                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31702                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        84001                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        31225                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        31225                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst        52299                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        62927                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total       115226                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    370792500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    290829500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    661622000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  38426708957                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  38426708957                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   5314605493                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   5314605493                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3216326998                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3216326998                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      2770000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      2770000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  11196985497                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  11196985497                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  20080949000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  20080949000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  29451947493                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  29451947493                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  20309675000                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  20309675000                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    370792500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    290829500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  20080949000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  40648932990                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total  61391503990                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    370792500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    290829500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  20080949000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  40648932990                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  38426708957                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  99818212947                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   4418803500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   5883144500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total  10301948000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   4418803500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   5883144500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total  10301948000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.021441                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.048181                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.027711                       # mshr miss rate for ReadReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.998585                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.998585                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.997627                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.997627                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.224517                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.224517                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.071267                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.071267                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.254730                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.254730                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.728290                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.728290                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.020389                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.045776                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.071267                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.247822                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.125137                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.020389                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.045776                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.071267                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.247822                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.222469                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.222469                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.073759                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.073759                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.248813                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.248813                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.737239                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.737239                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.021441                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.048181                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.073759                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.242791                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.128085                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.021441                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.048181                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.073759                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.242791                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.174585                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 34167.411467                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 38383.007010                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 35899.796364                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 56710.263890                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 56710.263890                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 29958.038116                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 29958.038116                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19875.340328                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19875.340328                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data       994400                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       994400                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 58388.867967                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 58388.867967                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 33267.758218                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33267.758218                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 35913.269977                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 35913.269977                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 70950.838813                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 70950.838813                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 34167.411467                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 38383.007010                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 33267.758218                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 40568.708271                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 37874.691491                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 34167.411467                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 38383.007010                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 33267.758218                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 40568.708271                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 56710.263890                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 43209.493938                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183468.464757                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 152454.084735                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 133746.678392                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 92325.311005                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 111164.795799                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests     33857668                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests     17264460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         3128                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops      2263959                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      2263472                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          487                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        924227                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp     15578589                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        31149                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        31148                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty      5528357                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean     12594701                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict      3060195                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq      1058289                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFResp            2                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq       483217                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       361321                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       533499                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          116                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq      1230571                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp      1205955                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq     10516550                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq      5115631                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq       898497                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateResp       845557                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     31653744                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     19358528                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       379556                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      1223236                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total         52615064                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side   1349432640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    724409976                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1445984                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      4653440                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total        2079942040                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    7567377                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples     25314697                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.102016                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.302732                       # Request fanout histogram
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.180273                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 30148.182779                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 34356.704076                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 31863.899056                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46387.947706                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 46387.947706                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20687.367869                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20687.367869                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 16459.293479                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16459.293479                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 461666.666667                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 461666.666667                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 41499.673832                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 41499.673832                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 27729.414851                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 27729.414851                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 28921.697098                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28921.697098                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 33385.840298                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 33385.840298                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 30148.182779                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 34356.704076                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 27729.414851                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 31556.227057                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 30196.275404                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 30148.182779                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 34356.704076                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 27729.414851                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 31556.227057                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46387.947706                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 34883.677504                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 84491.166179                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 185576.446281                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 122640.778086                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 84491.166179                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 93491.577542                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 89406.453405                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests     32574371                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests     16625689                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         2928                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops      2229520                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      2229086                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          434                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        913111                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp     14927613                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        31225                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        31225                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty      5591471                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean     11901739                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict      2979875                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq      1058098                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFResp            3                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq       473129                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       352230                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       525861                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           51                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq      1247048                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp      1223348                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      9818101                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq      5127973                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq       875849                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateResp       825149                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     29558377                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     19506589                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       370132                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      1208276                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total         50643374                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side   1260030528                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    732739948                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1405536                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      4588864                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total        1998764876                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    7447074                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples     24526103                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.104449                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.305900                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0          22732690     89.80%     89.80% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1           2581520     10.20%    100.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2               487      0.00%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0          21964812     89.56%     89.56% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1           2560857     10.44%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2               434      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total      25314697                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy   33752723480                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total      24526103                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy   32454354981                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    205163062                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    208052919                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy  15856801952                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy  14809077024                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   8551593856                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   8648892723                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy    198848419                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy    194486906                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy    641675758                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy    634782270                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.cpu1.branchPred.lookups              127453033                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted         91217282                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect          5663830                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups            96224557                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits               67852361                       # Number of BTB hits
+system.cpu1.branchPred.lookups              123875539                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted         88073767                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect          5721607                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups            93465185                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits               65276742                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            70.514600                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS               14431851                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect            916644                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups        3338859                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits           2197659                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses         1141200                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted       412569                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            69.840703                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS               14217829                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect            926540                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        3290763                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           2135700                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses         1155063                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted       419705                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1417,64 +1415,61 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   261031                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               261031                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2         9619                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        80662                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walkWaitTime::samples       261031                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0         261031    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       261031                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples        90281                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 23808.564371                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 21471.713865                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 22312.583155                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-65535        88920     98.49%     98.49% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-131071          187      0.21%     98.70% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-196607          992      1.10%     99.80% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-262143           43      0.05%     99.85% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-327679           45      0.05%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::327680-393215           26      0.03%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-458751           33      0.04%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::458752-524287           21      0.02%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::524288-589823            6      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::589824-655359            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::655360-720895            5      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total        90281                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples   1786242352                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0     1786242352    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total   1786242352                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K        80662     89.35%     89.35% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M         9619     10.65%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total        90281                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       261031                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                   255224                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               255224                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2         8861                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        76574                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walkWaitTime::samples       255224                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0         255224    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       255224                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples        85435                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 22815.538128                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 21300.261475                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 14551.493747                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-65535        84387     98.77%     98.77% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-131071          897      1.05%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-196607           42      0.05%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-262143           51      0.06%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-327679           31      0.04%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-393215           13      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::393216-458751            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::458752-524287            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::524288-589823            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total        85435                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples   -788977056                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0     -788977056    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total   -788977056                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        76574     89.63%     89.63% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M         8861     10.37%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total        85435                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       255224                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       261031                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        90281                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       255224                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        85435                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        90281                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       351312                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        85435                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       340659                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    80497438                       # DTB read hits
-system.cpu1.dtb.read_misses                    213464                       # DTB read misses
-system.cpu1.dtb.write_hits                   70911031                       # DTB write hits
-system.cpu1.dtb.write_misses                    47567                       # DTB write misses
+system.cpu1.dtb.read_hits                    78594683                       # DTB read hits
+system.cpu1.dtb.read_misses                    208094                       # DTB read misses
+system.cpu1.dtb.write_hits                   69544419                       # DTB write hits
+system.cpu1.dtb.write_misses                    47130                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              42028                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                   1061                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   37751                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                     1110                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  7072                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_tlb_mva_asid              41340                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   35846                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                      839                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                  6709                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                    11967                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                80710902                       # DTB read accesses
-system.cpu1.dtb.write_accesses               70958598                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    11450                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                78802777                       # DTB read accesses
+system.cpu1.dtb.write_accesses               69591549                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        151408469                       # DTB hits
-system.cpu1.dtb.misses                         261031                       # DTB misses
-system.cpu1.dtb.accesses                    151669500                       # DTB accesses
+system.cpu1.dtb.hits                        148139102                       # DTB hits
+system.cpu1.dtb.misses                         255224                       # DTB misses
+system.cpu1.dtb.accesses                    148394326                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1504,864 +1499,883 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    64962                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                64962                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2          549                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        55482                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples        64962                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          64962    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        64962                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        56031                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 27185.022577                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 24059.100661                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 24848.225124                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-65535        54737     97.69%     97.69% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::65536-131071           10      0.02%     97.71% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-196607         1140      2.03%     99.74% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::196608-262143           44      0.08%     99.82% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-327679           63      0.11%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-393215           23      0.04%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-458751           11      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        56031                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples   1785244852                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0     1785244852    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total   1785244852                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        55482     99.02%     99.02% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M          549      0.98%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        56031                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                    62177                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                62177                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2          630                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        54596                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples        62177                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          62177    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        62177                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        55226                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 25650.988665                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 23787.605646                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 16059.408850                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-32767        49961     90.47%     90.47% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-65535         4236      7.67%     98.14% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-98303            9      0.02%     98.15% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::98304-131071          906      1.64%     99.79% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-163839           24      0.04%     99.84% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::163840-196607           14      0.03%     99.86% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-229375           28      0.05%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::229376-262143           21      0.04%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-294911            9      0.02%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::294912-327679            5      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-360447            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::360448-393215            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::393216-425983            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        55226                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples   -789630556                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0     -789630556    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total   -789630556                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K        54596     98.86%     98.86% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M          630      1.14%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        55226                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        64962                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        64962                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        62177                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        62177                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        56031                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        56031                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       120993                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   225980528                       # ITB inst hits
-system.cpu1.itb.inst_misses                     64962                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        55226                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        55226                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       117403                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   219337574                       # ITB inst hits
+system.cpu1.itb.inst_misses                     62177                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
 system.cpu1.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              42028                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                   1061                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   26783                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              41340                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   25383                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                   166792                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                   167002                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               226045490                       # ITB inst accesses
-system.cpu1.itb.hits                        225980528                       # DTB hits
-system.cpu1.itb.misses                          64962                       # DTB misses
-system.cpu1.itb.accesses                    226045490                       # DTB accesses
-system.cpu1.numCycles                       884296043                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               219399751                       # ITB inst accesses
+system.cpu1.itb.hits                        219337574                       # DTB hits
+system.cpu1.itb.misses                          62177                       # DTB misses
+system.cpu1.itb.accesses                    219399751                       # DTB accesses
+system.cpu1.numCycles                       838096745                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                  410764166                       # Number of instructions committed
-system.cpu1.committedOps                    484072804                       # Number of ops (including micro ops) committed
-system.cpu1.discardedOps                     46607969                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu1.numFetchSuspends                     5245                       # Number of times Execute suspended instruction fetching
-system.cpu1.quiesceCycles                 94188329171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.cpi                              2.152807                       # CPI: cycles per instruction
-system.cpu1.ipc                              0.464510                       # IPC: instructions per cycle
+system.cpu1.committedInsts                  400342475                       # Number of instructions committed
+system.cpu1.committedOps                    472062345                       # Number of ops (including micro ops) committed
+system.cpu1.discardedOps                     44700411                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu1.numFetchSuspends                     5381                       # Number of times Execute suspended instruction fetching
+system.cpu1.quiesceCycles                 93874475142                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.cpi                              2.093449                       # CPI: cycles per instruction
+system.cpu1.ipc                              0.477681                       # IPC: instructions per cycle
 system.cpu1.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
-system.cpu1.op_class_0::IntAlu              334821764     69.17%     69.17% # Class of committed instruction
-system.cpu1.op_class_0::IntMult                956339      0.20%     69.37% # Class of committed instruction
-system.cpu1.op_class_0::IntDiv                  55233      0.01%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatAdd                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatCmp                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatCvt                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatMult                   0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatDiv                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::FloatSqrt                   0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdAdd                     0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdAlu                     0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdCmp                     0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdCvt                     0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdMisc                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdMult                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdShift                   0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdSqrt                    0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatAdd                8      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatCmp               13      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatCvt               21      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMisc           37353      0.01%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMult               0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     69.38% # Class of committed instruction
-system.cpu1.op_class_0::MemRead              77588616     16.03%     85.41% # Class of committed instruction
-system.cpu1.op_class_0::MemWrite             70613457     14.59%    100.00% # Class of committed instruction
+system.cpu1.op_class_0::IntAlu              326101667     69.08%     69.08% # Class of committed instruction
+system.cpu1.op_class_0::IntMult                925373      0.20%     69.28% # Class of committed instruction
+system.cpu1.op_class_0::IntDiv                  54057      0.01%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatAdd                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatCmp                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatCvt                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatMult                   0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatDiv                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::FloatSqrt                   0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdAdd                     0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdAlu                     0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdCmp                     0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdCvt                     0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdMisc                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdMult                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdShift                   0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdSqrt                    0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatAdd                8      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatCmp               13      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatCvt               21      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     69.29% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMisc           72329      0.02%     69.30% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMult               0      0.00%     69.30% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     69.30% # Class of committed instruction
+system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     69.30% # Class of committed instruction
+system.cpu1.op_class_0::MemRead              75664367     16.03%     85.33% # Class of committed instruction
+system.cpu1.op_class_0::MemWrite             69244510     14.67%    100.00% # Class of committed instruction
 system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu1.op_class_0::total               484072804                       # Class of committed instruction
+system.cpu1.op_class_0::total               472062345                       # Class of committed instruction
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    5362                       # number of quiesce instructions executed
-system.cpu1.tickCycles                      676945147                       # Number of cycles that the object actually ticked
-system.cpu1.idleCycles                      207350896                       # Total number of cycles that the object has spent stopped
-system.cpu1.dcache.tags.replacements          5011869                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          436.764256                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs          143763031                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs          5012381                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            28.681585                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle     8498279834500                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   436.764256                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.853055                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.853055                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          376                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses        305397096                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses       305397096                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data     73662807                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total       73662807                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data     66040616                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total      66040616                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data       200864                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total       200864                       # number of SoftPFReq hits
-system.cpu1.dcache.WriteLineReq_hits::cpu1.data        33950                       # number of WriteLineReq hits
-system.cpu1.dcache.WriteLineReq_hits::total        33950                       # number of WriteLineReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1678906                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total      1678906                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1638259                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total      1638259                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data    139737373                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total       139737373                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data    139938237                       # number of overall hits
-system.cpu1.dcache.overall_hits::total      139938237                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data      3193197                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total      3193197                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data      2277873                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total      2277873                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data       648992                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total       648992                       # number of SoftPFReq misses
-system.cpu1.dcache.WriteLineReq_misses::cpu1.data       409957                       # number of WriteLineReq misses
-system.cpu1.dcache.WriteLineReq_misses::total       409957                       # number of WriteLineReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       159945                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total       159945                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data       199493                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total       199493                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data      5881027                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total       5881027                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data      6530019                       # number of overall misses
-system.cpu1.dcache.overall_misses::total      6530019                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  52208022500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total  52208022500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  51224639500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total  51224639500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  14899741000                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::total  14899741000                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2555092000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total   2555092000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   5532212500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total   5532212500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      5344000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5344000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data 118332403000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total 118332403000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data 118332403000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total 118332403000                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data     76856004                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total     76856004                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data     68318489                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total     68318489                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       849856                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total       849856                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       443907                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::total       443907                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1838851                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total      1838851                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1837752                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total      1837752                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data    145618400                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total    145618400                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data    146468256                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total    146468256                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.041548                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.041548                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.033342                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.033342                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.763649                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.763649                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.923520                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::total     0.923520                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.086981                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.086981                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.108553                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.108553                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.040387                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.040387                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044583                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.044583                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16349.765611                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 16349.765611                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22487.926017                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 22487.926017                       # average WriteReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 36344.643463                       # average WriteLineReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 36344.643463                       # average WriteLineReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15974.816343                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15974.816343                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27731.361501                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27731.361501                       # average StoreCondReq miss latency
+system.cpu1.kern.inst.quiesce                    5498                       # number of quiesce instructions executed
+system.cpu1.tickCycles                      657140254                       # Number of cycles that the object actually ticked
+system.cpu1.idleCycles                      180956491                       # Total number of cycles that the object has spent stopped
+system.cpu1.dcache.tags.replacements          4810857                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          458.623346                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs          140763490                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs          4811366                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            29.256450                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle     8377530544000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   458.623346                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.895749                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.895749                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          188                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses        298669128                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses       298669128                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     72030058                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       72030058                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data     64877267                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total      64877267                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data       197389                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total       197389                       # number of SoftPFReq hits
+system.cpu1.dcache.WriteLineReq_hits::cpu1.data        40268                       # number of WriteLineReq hits
+system.cpu1.dcache.WriteLineReq_hits::total        40268                       # number of WriteLineReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1587155                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total      1587155                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1543611                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total      1543611                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data    136947593                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total       136947593                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data    137144982                       # number of overall hits
+system.cpu1.dcache.overall_hits::total      137144982                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data      3077185                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total      3077185                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data      2162319                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total      2162319                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data       609138                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total       609138                       # number of SoftPFReq misses
+system.cpu1.dcache.WriteLineReq_misses::cpu1.data       415243                       # number of WriteLineReq misses
+system.cpu1.dcache.WriteLineReq_misses::total       415243                       # number of WriteLineReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       150447                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total       150447                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data       192941                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total       192941                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data      5654747                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total       5654747                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data      6263885                       # number of overall misses
+system.cpu1.dcache.overall_misses::total      6263885                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  46366444000                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total  46366444000                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  40662976500                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total  40662976500                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  10070349000                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::total  10070349000                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2311960000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total   2311960000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4775235000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total   4775235000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      2623000                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2623000                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data  97099769500                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total  97099769500                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data  97099769500                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total  97099769500                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     75107243                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     75107243                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data     67039586                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total     67039586                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       806527                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total       806527                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       455511                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::total       455511                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1737602                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total      1737602                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1736552                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total      1736552                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data    142602340                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total    142602340                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data    143408867                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total    143408867                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.040971                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.040971                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.032254                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.032254                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.755261                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.755261                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.911598                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::total     0.911598                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.086583                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.086583                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.111106                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.111106                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.039654                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.039654                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.043679                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.043679                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15067.811653                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 15067.811653                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18805.262545                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 18805.262545                       # average WriteReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 24251.700811                       # average WriteLineReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 24251.700811                       # average WriteLineReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15367.272196                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15367.272196                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24749.716234                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24749.716234                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20121.043995                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 20121.043995                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18121.295359                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 18121.295359                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17171.372919                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 17171.372919                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15501.524932                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 15501.524932                       # average overall miss latency
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks      5011891                       # number of writebacks
-system.cpu1.dcache.writebacks::total          5011891                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       367321                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total       367321                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       943211                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total       943211                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data           58                       # number of WriteLineReq MSHR hits
-system.cpu1.dcache.WriteLineReq_mshr_hits::total           58                       # number of WriteLineReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        40165                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40165                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data           85                       # number of StoreCondReq MSHR hits
-system.cpu1.dcache.StoreCondReq_mshr_hits::total           85                       # number of StoreCondReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data      1310590                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total      1310590                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data      1310590                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total      1310590                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2825876                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total      2825876                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1334662                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total      1334662                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       648629                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total       648629                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       409899                       # number of WriteLineReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::total       409899                       # number of WriteLineReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       119780                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total       119780                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       199408                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total       199408                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data      4570437                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total      4570437                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data      5219066                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total      5219066                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         7337                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total         7337                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         7641                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7641                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        14978                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total        14978                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  41329046000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total  41329046000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  30034339000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total  30034339000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  15914789000                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  15914789000                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  14484285500                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total  14484285500                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1714801500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1714801500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   5327664500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   5327664500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      4914500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4914500                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  85847670500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total  85847670500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 101762459500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total 101762459500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    919733500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    919733500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    919733500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total    919733500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036768                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036768                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.019536                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019536                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.763222                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.763222                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.923389                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.923389                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.065139                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.065139                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.108506                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.108506                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031386                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.031386                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035633                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035633                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14625.215685                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14625.215685                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22503.329682                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22503.329682                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 24536.042946                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24536.042946                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 35336.230388                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 35336.230388                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14316.258975                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14316.258975                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26717.406022                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26717.406022                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.writebacks::writebacks      4810864                       # number of writebacks
+system.cpu1.dcache.writebacks::total          4810864                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       357052                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total       357052                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       892415                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total       892415                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data           74                       # number of WriteLineReq MSHR hits
+system.cpu1.dcache.WriteLineReq_mshr_hits::total           74                       # number of WriteLineReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        40665                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total        40665                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.StoreCondReq_mshr_hits::cpu1.data           58                       # number of StoreCondReq MSHR hits
+system.cpu1.dcache.StoreCondReq_mshr_hits::total           58                       # number of StoreCondReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data      1249541                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total      1249541                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data      1249541                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total      1249541                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2720133                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total      2720133                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1269904                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total      1269904                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       608760                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total       608760                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       415169                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::total       415169                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       109782                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total       109782                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       192883                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total       192883                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data      4405206                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total      4405206                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data      5013966                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total      5013966                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         6941                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total         6941                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         7280                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total         7280                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        14221                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total        14221                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  36972803500                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total  36972803500                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  23335803000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total  23335803000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  13834846000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  13834846000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data   9650155000                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total   9650155000                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1512082000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1512082000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   4580259000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4580259000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      2341500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2341500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  69958761500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total  69958761500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  83793607500                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total  83793607500                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    837242500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    837242500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    837242500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total    837242500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036217                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036217                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018943                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018943                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.754792                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.754792                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.911436                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.911436                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.063180                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.063180                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.111072                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.111072                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.030892                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.030892                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.034963                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.034963                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13592.277841                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13592.277841                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 18376.037086                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 18376.037086                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 22726.273080                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22726.273080                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 23243.919946                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 23243.919946                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13773.496566                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13773.496566                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23746.307347                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23746.307347                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18783.252127                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18783.252127                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19498.212803                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19498.212803                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 125355.526782                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 125355.526782                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 61405.628255                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 61405.628255                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements          8449872                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          506.781387                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs          217357255                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs          8450384                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            25.721583                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     8379180185000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   506.781387                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.989807                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.989807                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15880.928497                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15880.928497                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16712.041426                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16712.041426                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 120622.748883                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 120622.748883                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 58873.672738                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 58873.672738                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements          8744967                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          507.224680                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs          210419103                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs          8745479                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            24.060329                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle     8367967785000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   507.224680                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.990673                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.990673                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1          365                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2           63                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          162                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses        460065662                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses       460065662                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst    217357255                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total      217357255                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst    217357255                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total       217357255                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst    217357255                       # number of overall hits
-system.cpu1.icache.overall_hits::total      217357255                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst      8450384                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total      8450384                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst      8450384                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total       8450384                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst      8450384                       # number of overall misses
-system.cpu1.icache.overall_misses::total      8450384                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  88216596500                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total  88216596500                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst  88216596500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total  88216596500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst  88216596500                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total  88216596500                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst    225807639                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total    225807639                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst    225807639                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total    225807639                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst    225807639                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total    225807639                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037423                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.037423                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037423                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.037423                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037423                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.037423                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10439.359501                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 10439.359501                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10439.359501                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 10439.359501                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10439.359501                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 10439.359501                       # average overall miss latency
+system.cpu1.icache.tags.tag_accesses        447074643                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses       447074643                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst    210419103                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total      210419103                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst    210419103                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total       210419103                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst    210419103                       # number of overall hits
+system.cpu1.icache.overall_hits::total      210419103                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst      8745479                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total      8745479                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst      8745479                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total       8745479                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst      8745479                       # number of overall misses
+system.cpu1.icache.overall_misses::total      8745479                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  88268174500                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total  88268174500                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst  88268174500                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total  88268174500                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst  88268174500                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total  88268174500                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst    219164582                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total    219164582                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst    219164582                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total    219164582                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst    219164582                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total    219164582                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.039904                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.039904                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.039904                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.039904                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.039904                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.039904                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10093.006284                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 10093.006284                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10093.006284                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 10093.006284                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10093.006284                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 10093.006284                       # average overall miss latency
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks      8449872                       # number of writebacks
-system.cpu1.icache.writebacks::total          8449872                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      8450384                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total      8450384                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst      8450384                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total      8450384                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst      8450384                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total      8450384                       # number of overall MSHR misses
+system.cpu1.icache.writebacks::writebacks      8744967                       # number of writebacks
+system.cpu1.icache.writebacks::total          8744967                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      8745479                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total      8745479                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst      8745479                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total      8745479                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst      8745479                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total      8745479                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst           93                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total           93                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst           93                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total           93                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  83991404500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total  83991404500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  83991404500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total  83991404500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  83991404500                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total  83991404500                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     13018000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     13018000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     13018000                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total     13018000                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.037423                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.037423                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.037423                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.037423                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.037423                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.037423                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  9939.359501                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9939.359501                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  9939.359501                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total  9939.359501                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  9939.359501                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total  9939.359501                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 139978.494624                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 139978.494624                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 139978.494624                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 139978.494624                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued      7137751                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified      7137894                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit          127                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  83895435000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total  83895435000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  83895435000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total  83895435000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  83895435000                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total  83895435000                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8450000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      8450000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      8450000                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total      8450000                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.039904                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.039904                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.039904                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.039904                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.039904                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.039904                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  9593.006284                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  9593.006284                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  9593.006284                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total  9593.006284                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  9593.006284                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total  9593.006284                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 90860.215054                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 90860.215054                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 90860.215054                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 90860.215054                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued      6641051                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified      6641093                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit           36                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage       851890                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements         2314380                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       13359.571881                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs          21237271                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs         2330274                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs            9.113637                       # Average number of references to valid blocks.
-system.cpu1.l2cache.tags.warmup_cycle    10056444277000                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 12441.859609                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    52.856295                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    59.323629                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   805.532348                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.759391                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003226                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.003621                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.049166                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.815404                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1023                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           70                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14801                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2          326                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          596                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4           82                       # Occupied blocks per task id
+system.cpu1.l2cache.prefetcher.pfSpanPage       796339                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements         2218428                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       13419.558556                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs          21617433                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs         2233865                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs            9.677144                       # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle    10005238958500                       # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 12516.094704                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    63.377354                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    44.102544                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   795.983954                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.763922                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003868                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.002692                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.048583                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.819065                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1192                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           81                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14164                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2          158                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          771                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          263                       # Occupied blocks per task id
 system.cpu1.l2cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           38                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           29                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4            1                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          643                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         5454                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         8033                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          613                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.062439                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004272                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.903381                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses       455510636                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses      455510636                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       505028                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       167261                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total        672289                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks      3161302                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total      3161302                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks     10298649                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total     10298649                       # number of WritebackClean hits
-system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          586                       # number of UpgradeReq hits
-system.cpu1.l2cache.UpgradeReq_hits::total          586                       # number of UpgradeReq hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data       836670                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total       836670                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      7769081                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total      7769081                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      2629380                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total      2629380                       # number of ReadSharedReq hits
-system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       161838                       # number of InvalidateReq hits
-system.cpu1.l2cache.InvalidateReq_hits::total       161838                       # number of InvalidateReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       505028                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker       167261                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst      7769081                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data      3466050                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total       11907420                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       505028                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker       167261                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst      7769081                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data      3466050                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total      11907420                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        12572                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         9247                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total        21819                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       231248                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total       231248                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       199403                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total       199403                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            5                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::total            5                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data       268541                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total       268541                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       681303                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total       681303                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       964682                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total       964682                       # number of ReadSharedReq misses
-system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       246204                       # number of InvalidateReq misses
-system.cpu1.l2cache.InvalidateReq_misses::total       246204                       # number of InvalidateReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        12572                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker         9247                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst       681303                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data      1233223                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total      1936345                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        12572                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker         9247                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst       681303                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data      1233223                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total      1936345                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    598416500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    470191500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total   1068608000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   3369487000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total   3369487000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   1909793500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   1909793500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      4827998                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      4827998                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  14090220498                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total  14090220498                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  24409955000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total  24409955000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  36192984491                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total  36192984491                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    484898500                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::total    484898500                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    598416500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    470191500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst  24409955000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data  50283204989                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total  75761767989                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    598416500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    470191500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst  24409955000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data  50283204989                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total  75761767989                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       517600                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       176508                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total       694108                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3161302                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total      3161302                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks     10298649                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total     10298649                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       231834                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total       231834                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       199403                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total       199403                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1105211                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total      1105211                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      8450384                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total      8450384                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      3594062                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total      3594062                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       408042                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::total       408042                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       517600                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       176508                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst      8450384                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data      4699273                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total     13843765                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       517600                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       176508                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst      8450384                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data      4699273                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total     13843765                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.024289                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.052389                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.031435                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.997472                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.997472                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           54                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         4872                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         6319                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         2682                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.072754                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004944                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.864502                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses       457671450                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses      457671450                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       494400                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       160613                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total        655013                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks      3026488                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total      3026488                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks     10527430                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total     10527430                       # number of WritebackClean hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          434                       # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total          434                       # number of UpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data       789107                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total       789107                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      8072877                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total      8072877                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      2507088                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total      2507088                       # number of ReadSharedReq hits
+system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       171056                       # number of InvalidateReq hits
+system.cpu1.l2cache.InvalidateReq_hits::total       171056                       # number of InvalidateReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       494400                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker       160613                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst      8072877                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data      3296195                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total       12024085                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       494400                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker       160613                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst      8072877                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data      3296195                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total      12024085                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        11721                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         8689                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total        20410                       # number of ReadReq misses
+system.cpu1.l2cache.WritebackDirty_misses::writebacks            1                       # number of WritebackDirty misses
+system.cpu1.l2cache.WritebackDirty_misses::total            1                       # number of WritebackDirty misses
+system.cpu1.l2cache.WritebackClean_misses::writebacks            1                       # number of WritebackClean misses
+system.cpu1.l2cache.WritebackClean_misses::total            1                       # number of WritebackClean misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       220631                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total       220631                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       192879                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total       192879                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data       261966                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total       261966                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       672602                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total       672602                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       931427                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total       931427                       # number of ReadSharedReq misses
+system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       242391                       # number of InvalidateReq misses
+system.cpu1.l2cache.InvalidateReq_misses::total       242391                       # number of InvalidateReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        11721                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker         8689                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst       672602                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data      1193393                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total      1886405                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        11721                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker         8689                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst       672602                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data      1193393                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total      1886405                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    429270500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    326619000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total    755889500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   1918862500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total   1918862500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   1442678000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   1442678000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      2273499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      2273499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  10385042497                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total  10385042497                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  22017991000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total  22017991000                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  30592821494                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total  30592821494                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    352126000                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::total    352126000                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    429270500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    326619000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst  22017991000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data  40977863991                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total  63751744491                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    429270500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    326619000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst  22017991000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data  40977863991                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total  63751744491                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       506121                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       169302                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total       675423                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3026489                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total      3026489                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks     10527431                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total     10527431                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       221065                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total       221065                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       192879                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total       192879                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1051073                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total      1051073                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      8745479                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total      8745479                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      3438515                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total      3438515                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       413447                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::total       413447                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       506121                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       169302                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst      8745479                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data      4489588                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total     13910490                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       506121                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       169302                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst      8745479                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data      4489588                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total     13910490                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.023158                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.051322                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.030218                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.WritebackDirty_miss_rate::writebacks     0.000000                       # miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackClean_miss_rate::writebacks     0.000000                       # miss rate for WritebackClean accesses
+system.cpu1.l2cache.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.998037                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.998037                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.242977                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.242977                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.080624                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.080624                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.268410                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.268410                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.603379                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.603379                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.024289                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.052389                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.080624                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.262428                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.139871                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.024289                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.052389                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.080624                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.262428                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.139871                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 47599.148902                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 50848.004758                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 48976.030066                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 14570.880613                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 14570.880613                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  9577.556506                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  9577.556506                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 965599.600000                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 965599.600000                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 52469.531647                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 52469.531647                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 35828.339226                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 35828.339226                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 37518.046870                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 37518.046870                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  1969.498871                       # average InvalidateReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  1969.498871                       # average InvalidateReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 47599.148902                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 50848.004758                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 35828.339226                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 40773.813811                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 39126.172242                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 47599.148902                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 50848.004758                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 35828.339226                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 40773.813811                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 39126.172242                       # average overall miss latency
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.249237                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.249237                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.076909                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.076909                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.270881                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.270881                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.586269                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.586269                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.023158                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.051322                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.076909                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.265813                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.135610                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.023158                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.051322                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.076909                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.265813                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.135610                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 36624.050849                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 37589.941305                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 37035.252327                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  8697.157244                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  8697.157244                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  7479.704893                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  7479.704893                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 568374.750000                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 568374.750000                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 39642.711256                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 39642.711256                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 32735.541970                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 32735.541970                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 32845.109165                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 32845.109165                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  1452.718954                       # average InvalidateReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  1452.718954                       # average InvalidateReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 36624.050849                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 37589.941305                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 32735.541970                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 34337.275307                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 33795.364458                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 36624.050849                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 37589.941305                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 32735.541970                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 34337.275307                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 33795.364458                       # average overall miss latency
 system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches           46108                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks      1173247                       # number of writebacks
-system.cpu1.l2cache.writebacks::total         1173247                       # number of writebacks
-system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker            3                       # number of ReadReq MSHR hits
+system.cpu1.l2cache.unused_prefetches           43661                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks      1101410                       # number of writebacks
+system.cpu1.l2cache.writebacks::total         1101410                       # number of writebacks
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker            2                       # number of ReadReq MSHR hits
 system.cpu1.l2cache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data         6478                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total         6478                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            1                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data          790                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::total          790                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data           13                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::total           13                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker            3                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            1                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data         7268                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total         7272                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker            3                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            1                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data         7268                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total         7272                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker        12572                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker         9244                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total        21816                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       768164                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total       768164                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       231248                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total       231248                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       199403                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       199403                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       262063                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total       262063                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       681302                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       681302                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       963892                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       963892                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       246191                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::total       246191                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker        12572                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker         9244                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       681302                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1225955                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total      1929073                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker        12572                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker         9244                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       681302                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1225955                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       768164                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total      2697237                       # number of overall MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data         4694                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total         4694                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::cpu1.inst            3                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadCleanReq_mshr_hits::total            3                       # number of ReadCleanReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data          558                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::total          558                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker            2                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.inst            3                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data         5252                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total         5258                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker            1                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker            2                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.inst            3                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data         5252                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total         5258                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker        11720                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker         8687                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total        20407                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.WritebackDirty_mshr_misses::writebacks            1                       # number of WritebackDirty MSHR misses
+system.cpu1.l2cache.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
+system.cpu1.l2cache.WritebackClean_mshr_misses::writebacks            1                       # number of WritebackClean MSHR misses
+system.cpu1.l2cache.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       709103                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total       709103                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       220631                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total       220631                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       192879                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       192879                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       257272                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total       257272                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       672599                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       672599                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       930869                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       930869                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       242391                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::total       242391                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker        11720                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker         8687                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       672599                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1188141                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total      1881147                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker        11720                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker         8687                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       672599                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1188141                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       709103                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total      2590250                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst           93                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         7337                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         7430                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         7641                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         7641                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         6941                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         7034                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         7280                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         7280                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst           93                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        14978                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        15071                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    522984500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    414677500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total    937662000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  38779162359                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  38779162359                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   7121255497                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   7121255497                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3827966500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3827966500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      4485998                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      4485998                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  11549115998                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  11549115998                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  20322130500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  20322130500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  30349496491                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  30349496491                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data  11223039500                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total  11223039500                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    522984500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    414677500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  20322130500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  41898612489                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total  63158404989                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    522984500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    414677500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  20322130500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  41898612489                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  38779162359                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total 101937567348                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     12274000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    860931500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    873205500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     12274000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    860931500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    873205500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.024289                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.052372                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.031430                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        14221                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        14314                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    358927500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    274457000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total    633384500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  25470013765                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  25470013765                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   4591069994                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   4591069994                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3129353001                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3129353001                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      2003499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      2003499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   8263742497                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   8263742497                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  17982320500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  17982320500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  24961268994                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  24961268994                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data   6347282500                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total   6347282500                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    358927500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    274457000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  17982320500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  33225011491                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total  51840716491                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    358927500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    274457000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  17982320500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  33225011491                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  25470013765                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total  77310730256                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      7706000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    781601000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    789307000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      7706000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    781601000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    789307000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.023157                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.051311                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.030214                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackClean_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
+system.cpu1.l2cache.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.997472                       # mshr miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.997472                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.998037                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.998037                       # mshr miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.237116                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.237116                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.080624                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.080624                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.268190                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.268190                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.603347                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.603347                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.024289                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.052372                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.080624                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.260882                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.139346                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.024289                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.052372                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.080624                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.260882                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.244771                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.244771                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.076908                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.076908                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.270718                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.270718                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.586269                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.586269                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.023157                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.051311                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.076908                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.264644                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.135232                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.023157                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.051311                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.076908                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.264644                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.194834                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 41599.148902                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 44859.097793                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 42980.473047                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 50482.920781                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 50482.920781                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 30794.884700                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 30794.884700                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19197.135951                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19197.135951                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 897199.600000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 897199.600000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 44069.998428                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 44069.998428                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 29828.373467                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 29828.373467                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 31486.407700                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 31486.407700                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 45586.717224                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 45586.717224                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 41599.148902                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 44859.097793                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 29828.373467                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 34176.305402                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 32740.287687                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 41599.148902                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 44859.097793                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 29828.373467                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 34176.305402                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 50482.920781                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 37793.329747                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 131978.494624                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 117341.079460                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117524.293405                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 131978.494624                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 57479.736948                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 57939.453255                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests     27757324                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests     14199775                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         1809                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops      2096264                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      2095922                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          342                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq        778911                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp     12918528                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         7641                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         7641                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty      4342023                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean     10300458                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict      2852323                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq       992320                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFResp            5                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq       439929                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       359269                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp       498097                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           64                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          116                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq      1135001                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp      1111432                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq      8450384                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4652967                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq       462443                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateResp       408042                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     25350826                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     16287327                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       370687                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      1094902                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total         43103742                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side   1081622336                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    628052039                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1412064                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      4140800                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total        1715227239                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                    6782222                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples     21311973                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.112849                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.316459                       # Request fanout histogram
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.186208                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 30625.213311                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 31593.991021                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 31037.609644                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 35918.637723                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 35918.637723                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20808.816504                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20808.816504                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 16224.436051                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16224.436051                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 500874.750000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 500874.750000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 32120.644676                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 32120.644676                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 26735.574243                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 26735.574243                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 26815.018004                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26815.018004                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 26186.131086                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 26186.131086                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 30625.213311                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 31593.991021                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 26735.574243                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27963.862446                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 27558.035864                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 30625.213311                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 31593.991021                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 26735.574243                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27963.862446                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 35918.637723                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 29846.821834                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 82860.215054                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 112606.396773                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 112213.107762                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 82860.215054                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 54961.043527                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 55142.308230                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests     27911552                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests     14263179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         1909                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops      2035614                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      2035313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          301                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq        755700                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp     13030335                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq         7280                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp         7280                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty      4134671                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean     10529340                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict      2783515                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq       903944                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFResp            1                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq       426493                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       348519                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp       477830                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           70                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq      1080105                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp      1057121                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq      8745479                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4495606                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq       466229                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateResp       413447                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     26236111                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     15633953                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       355051                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      1069038                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total         43294153                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side   1119394496                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    601463021                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1354416                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      4048968                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total        1726260901                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                    6529606                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples     21121122                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.110367                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.313393                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0          18907277     88.72%     88.72% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1           2404354     11.28%    100.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2               342      0.00%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0          18790338     88.96%     88.96% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1           2330483     11.03%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2               301      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total      21311973                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy   27584218481                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total      21121122                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy   27750114484                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy    185839513                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoopLayer0.occupancy    177306545                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy  12678955503                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy  13121677843                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy   7484332893                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy   7163335235                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy    194250357                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy    185802393                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy    577391819                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy    563017795                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                40390                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40390                       # Transaction distribution
-system.iobus.trans_dist::WriteReq              136973                       # Transaction distribution
-system.iobus.trans_dist::WriteResp             136973                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47782                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                40337                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40337                       # Transaction distribution
+system.iobus.trans_dist::WriteReq              136616                       # Transaction distribution
+system.iobus.trans_dist::WriteResp             136616                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47664                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           14                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           16                       # Packet count per connected master and slave (bytes)
@@ -2372,15 +2386,15 @@ system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           24                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29808                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29600                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       122924                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231722                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       231722                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       122598                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231228                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       231228                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  354726                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47802                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353906                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47684                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
@@ -2391,103 +2405,103 @@ system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio           48                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17703                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17587                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       155939                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7355240                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7355240                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       155705                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338928                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7338928                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7513265                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             42523001                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7496719                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             43180502                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer1.occupancy                11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               327000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               324000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                 9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                 8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy                 9000                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy                10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer13.occupancy               10500                       # Layer occupancy (ticks)
+system.iobus.reqLayer13.occupancy                9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer15.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer15.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               16500                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               15500                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy                8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            25802501                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            25595502                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            36398001                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            36402501                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           568577386                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           569469754                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            92938000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            92713000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy           148162000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy           147924000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer4.occupancy              170000                       # Layer occupancy (ticks)
 system.iobus.respLayer4.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115843                       # number of replacements
-system.iocache.tags.tagsinuse               11.310828                       # Cycle average of tags in use
+system.iocache.tags.replacements               115611                       # number of replacements
+system.iocache.tags.tagsinuse               11.284790                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115859                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115627                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         9138959017000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     3.826637                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     7.484190                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.239165                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.467762                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.706927                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         9167417766000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     7.418888                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     3.865902                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.463681                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.241619                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.705299                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1043106                       # Number of tag accesses
-system.iocache.tags.data_accesses             1043106                       # Number of data accesses
+system.iocache.tags.tag_accesses              1040883                       # Number of tag accesses
+system.iocache.tags.data_accesses             1040883                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8877                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8914                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8886                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8923                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
-system.iocache.WriteLineReq_misses::realview.ide       106984                       # number of WriteLineReq misses
-system.iocache.WriteLineReq_misses::total       106984                       # number of WriteLineReq misses
+system.iocache.WriteLineReq_misses::realview.ide       106728                       # number of WriteLineReq misses
+system.iocache.WriteLineReq_misses::total       106728                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115861                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115901                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115614                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115654                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115861                       # number of overall misses
-system.iocache.overall_misses::total           115901                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ethernet      5199500                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::realview.ide   1651659585                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1656859085                       # number of ReadReq miss cycles
+system.iocache.overall_misses::realview.ide       115614                       # number of overall misses
+system.iocache.overall_misses::total           115654                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet      5198000                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide   1668794518                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1673992518                       # number of ReadReq miss cycles
 system.iocache.WriteReq_miss_latency::realview.ethernet       369000                       # number of WriteReq miss cycles
 system.iocache.WriteReq_miss_latency::total       369000                       # number of WriteReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide  13563940301                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total  13563940301                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ethernet      5568500                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::realview.ide  15215599886                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total  15221168386                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ethernet      5568500                       # number of overall miss cycles
-system.iocache.overall_miss_latency::realview.ide  15215599886                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total  15221168386                       # number of overall miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide  12857701236                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total  12857701236                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet      5567000                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide  14526495754                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total  14532062754                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet      5567000                       # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide  14526495754                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total  14532062754                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8877                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8914                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8886                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8923                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
-system.iocache.WriteLineReq_accesses::realview.ide       106984                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.WriteLineReq_accesses::total       106984                       # number of WriteLineReq accesses(hits+misses)
+system.iocache.WriteLineReq_accesses::realview.ide       106728                       # number of WriteLineReq accesses(hits+misses)
+system.iocache.WriteLineReq_accesses::total       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115861                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115901                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115614                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115654                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115861                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115901                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115614                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115654                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -2501,53 +2515,53 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140527.027027                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::realview.ide 186060.559311                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 185871.559906                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140486.486486                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 187800.418411                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 187604.227054                       # average ReadReq miss latency
 system.iocache.WriteReq_avg_miss_latency::realview.ethernet       123000                       # average WriteReq miss latency
 system.iocache.WriteReq_avg_miss_latency::total       123000                       # average WriteReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126784.755674                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126784.755674                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ethernet 139212.500000                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 131326.329705                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 131329.051397                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ethernet 139212.500000                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 131326.329705                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 131329.051397                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         32764                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120471.677873                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 120471.677873                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet       139175                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 125646.511270                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 125651.190223                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet       139175                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 125646.511270                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 125651.190223                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         33480                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 3385                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 3531                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.679173                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.481733                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks          106951                       # number of writebacks
-system.iocache.writebacks::total               106951                       # number of writebacks
+system.iocache.writebacks::writebacks          106695                       # number of writebacks
+system.iocache.writebacks::total               106695                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ethernet           37                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::realview.ide         8877                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         8914                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide         8886                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         8923                       # number of ReadReq MSHR misses
 system.iocache.WriteReq_mshr_misses::realview.ethernet            3                       # number of WriteReq MSHR misses
 system.iocache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::realview.ide       106984                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total       106984                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::realview.ide       106728                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total       106728                       # number of WriteLineReq MSHR misses
 system.iocache.demand_mshr_misses::realview.ethernet           40                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::realview.ide       115861                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total       115901                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide       115614                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total       115654                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ethernet           40                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::realview.ide       115861                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total       115901                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3349500                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::realview.ide   1207809585                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total   1211159085                       # number of ReadReq MSHR miss cycles
+system.iocache.overall_mshr_misses::realview.ide       115614                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total       115654                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3348000                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide   1224494518                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total   1227842518                       # number of ReadReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::realview.ethernet       219000                       # number of WriteReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::total       219000                       # number of WriteReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   8208491858                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   8208491858                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ethernet      3568500                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   9416301443                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   9419869943                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ethernet      3568500                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   9416301443                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   9419869943                       # number of overall MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   7512769435                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   7512769435                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet      3567000                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   8737263953                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   8740830953                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet      3567000                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   8737263953                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   8740830953                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
@@ -2561,637 +2575,644 @@ system.iocache.demand_mshr_miss_rate::total            1                       #
 system.iocache.overall_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90527.027027                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 136060.559311                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 135871.559906                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90486.486486                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 137800.418411                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 137604.227054                       # average ReadReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet        73000                       # average WriteReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::total        73000                       # average WriteReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76726.350277                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76726.350277                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89212.500000                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 81272.399194                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 81275.139498                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89212.500000                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 81272.399194                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 81275.139498                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1387428                       # number of replacements
-system.l2c.tags.tagsinuse                63551.257518                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    6641936                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1448331                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     4.585924                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              13283135500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   22018.288167                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    94.707462                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   112.653017                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     5422.209579                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     6394.892392                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher  5645.972820                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   238.578829                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   322.014833                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     3724.645789                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     6574.117531                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 13003.177099                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.335972                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001445                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.001719                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.082736                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.097578                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.086151                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.003640                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.004914                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.056834                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.100313                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.198413                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.969715                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022        10329                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023          221                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        50353                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2          518                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3         2097                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4         7705                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::3            9                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          212                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          348                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2461                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3        13754                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        33762                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.157608                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.003372                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.768326                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 81054625                       # Number of tag accesses
-system.l2c.tags.data_accesses                81054625                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks      2804232                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         2804232                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data          166858                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data          141079                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total              307937                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data         43211                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data         40746                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total             83957                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            52655                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            61293                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               113948                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6392                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker         4086                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst       674086                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       617640                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       331682                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         7229                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker         5312                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst       633543                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       593468                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       330392                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          3203830                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       133432                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       138176                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           271608                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          6392                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          4086                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              674086                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              670295                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher       331682                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          7229                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          5312                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              633543                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              654761                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher       330392                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 3317778                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         6392                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         4086                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             674086                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             670295                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher       331682                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         7229                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         5312                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             633543                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             654761                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher       330392                       # number of overall hits
-system.l2c.overall_hits::total                3317778                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data         63565                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         62220                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total            125785                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data        13487                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data        11849                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total           25336                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          80559                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          50978                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             131537                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         1546                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1402                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        75397                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       144871                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       231057                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         2351                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.itb.walker         1996                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst        47759                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       100866                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       195589                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         802834                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       470568                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data        95260                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         565828                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         1546                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         1402                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             75397                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            225430                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       231057                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         2351                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         1996                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             47759                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            151844                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher       195589                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                934371                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         1546                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         1402                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            75397                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           225430                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       231057                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         2351                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         1996                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            47759                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           151844                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher       195589                       # number of overall misses
-system.l2c.overall_misses::total               934371                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data   1159828500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data   1086354500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total   2246183000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data    232119500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data    209371000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total    441490500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  11149968000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   6797489000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  17947457000                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    218104500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker    197814500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst  10138484000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  20222355000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  40382282755                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    328460500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    280819500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst   6431697000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data  14230471500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  32826320681                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total 125256809936                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu0.data    174062000                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu1.data    150333500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total    324395500                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker    218104500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker    197814500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst  10138484000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  31372323000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  40382282755                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker    328460500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker    280819500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   6431697000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  21027960500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  32826320681                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total    143204266936                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker    218104500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker    197814500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst  10138484000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  31372323000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  40382282755                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker    328460500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker    280819500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   6431697000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  21027960500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  32826320681                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total   143204266936                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks      2804232                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      2804232                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data       230423                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data       203299                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total          433722                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data        56698                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data        52595                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total        109293                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       133214                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       112271                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           245485                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         7938                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         5488                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst       749483                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       762511                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       562739                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         9580                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7308                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst       681302                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       694334                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       525981                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      4006664                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       604000                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       233436                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total       837436                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         7938                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         5488                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          749483                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          895725                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       562739                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         9580                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         7308                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          681302                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          806605                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher       525981                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             4252149                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         7938                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         5488                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         749483                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         895725                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       562739                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         9580                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         7308                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         681302                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         806605                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher       525981                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            4252149                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.275862                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.306052                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.290013                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.237874                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.225288                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.231817                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.604734                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.454062                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.535825                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.194759                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.255466                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.100599                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.189992                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.245407                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.273125                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.070100                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.145270                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.200375                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.779086                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.408078                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.675667                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.194759                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.255466                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.100599                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.251673                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.245407                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.273125                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.070100                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.188251                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.219741                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.194759                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.255466                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.100599                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.251673                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.245407                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.273125                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.070100                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.188251                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.219741                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 18246.338394                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 17459.892318                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 17857.320030                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 17210.610217                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 17669.929952                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total 17425.422324                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 138407.477749                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 133341.617953                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 136444.171602                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 141076.649418                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 141094.507846                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 134468.002706                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 139588.703053                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 174771.951315                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 139710.974054                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 140691.132265                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 134669.842333                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 141082.936768                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 167833.163833                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 156018.317530                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   369.897656                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu1.data  1578.138778                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total   573.311148                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 141076.649418                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker 141094.507846                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 134468.002706                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 139166.583862                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 174771.951315                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 139710.974054                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 140691.132265                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 134669.842333                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 138483.973684                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 167833.163833                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 153262.747812                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 141076.649418                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker 141094.507846                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 134468.002706                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 139166.583862                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 174771.951315                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 139710.974054                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 140691.132265                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 134669.842333                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 138483.973684                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 167833.163833                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 153262.747812                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs               971                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70391.738204                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70391.738204                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet        89175                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 75572.715701                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 75577.420176                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet        89175                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 75572.715701                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 75577.420176                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1371243                       # number of replacements
+system.l2c.tags.tagsinuse                63411.869664                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    6460055                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1430877                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     4.514752                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               7876910500                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   21329.379338                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   243.549056                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   346.213430                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     5332.164924                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     9972.711960                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 14780.287325                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker    85.709675                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker    92.474711                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     3611.694384                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     3808.494767                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  3809.190093                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.325461                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.003716                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.005283                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.081362                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.152172                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.225529                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.001308                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.001411                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.055110                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.058113                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.058124                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.967588                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022         9222                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023          255                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        50157                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2           98                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3          408                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4         8708                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          254                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          177                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         1961                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5894                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        42105                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.140717                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.003891                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.765335                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 79235647                       # Number of tag accesses
+system.l2c.tags.data_accesses                79235647                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks      2747527                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         2747527                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total               1                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data          170119                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data          132427                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total              302546                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data         41747                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data         38038                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total             79785                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            52086                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            59057                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               111143                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6348                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker         3788                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst       658119                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       620329                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       316694                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         6918                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker         5196                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst       620556                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       563518                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       312616                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          3114082                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       130339                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       134354                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           264693                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          6348                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          3788                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              658119                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              672415                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher       316694                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          6918                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          5196                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              620556                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              622575                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher       312616                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 3225225                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         6348                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         3788                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             658119                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             672415                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher       316694                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         6918                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         5196                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             620556                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             622575                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher       312616                       # number of overall hits
+system.l2c.overall_hits::total                3225225                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data         63896                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         60301                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total            124197                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data        12467                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data        11210                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total           23677                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          80795                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          51109                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             131904                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         2056                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1934                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        66055                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       143274                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       256484                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         1908                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.itb.walker         1578                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst        52043                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       103878                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       163476                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         792686                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       465421                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data        95414                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         560835                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         2056                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         1934                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             66055                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            224069                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       256484                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         1908                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         1578                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             52043                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            154987                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher       163476                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                924590                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         2056                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         1934                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            66055                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           224069                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       256484                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         1908                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         1578                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            52043                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           154987                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher       163476                       # number of overall misses
+system.l2c.overall_misses::total               924590                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data    446027000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data    423537000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    869564000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data     79642000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data     73423000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total    153065000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   7209880999                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   4224259500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  11434140499                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    181168500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker    173308500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   5614644500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  12851594000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  32734884574                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    174846500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    145724500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst   4416688500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data   9519600500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  19884865739                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  85697325813                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu0.data     65788000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu1.data     54373000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total    120161000                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker    181168500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker    173308500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   5614644500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  20061474999                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  32734884574                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker    174846500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker    145724500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst   4416688500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data  13743860000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  19884865739                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     97131466312                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker    181168500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker    173308500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   5614644500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  20061474999                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  32734884574                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker    174846500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker    145724500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst   4416688500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data  13743860000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  19884865739                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    97131466312                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks      2747527                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      2747527                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data       234015                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data       192728                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total          426743                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data        54214                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data        49248                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total        103462                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       132881                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       110166                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           243047                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         8404                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         5722                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst       724174                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       763603                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       573178                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         8826                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         6774                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst       672599                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       667396                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       476092                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      3906768                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       595760                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       229768                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total       825528                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         8404                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         5722                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          724174                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          896484                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       573178                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         8826                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         6774                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          672599                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          777562                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher       476092                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             4149815                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         8404                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         5722                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         724174                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         896484                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       573178                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         8826                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         6774                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         672599                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         777562                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher       476092                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            4149815                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.273042                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.312881                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.291035                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.229959                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.227623                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.228847                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.608025                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.463927                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.542710                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.244645                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.337994                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.091214                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.187629                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.216179                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.232950                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.077376                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.155647                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.202901                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.781222                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.415262                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.679365                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.244645                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.337994                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.091214                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.249942                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.216179                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.232950                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.077376                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.199324                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.222803                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.244645                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.337994                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.091214                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.249942                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.216179                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.232950                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.077376                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.199324                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.222803                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  6980.515212                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  7023.714366                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  7001.489569                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  6388.224914                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  6549.776985                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  6464.712590                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 89236.722557                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82651.969320                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 86685.320377                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 88116.974708                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 89611.427094                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 84999.538264                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 89699.415107                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 127629.343639                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 91638.626834                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 92347.591888                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 84866.139538                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 91642.123453                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 121637.829033                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 108110.053430                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   141.351594                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu1.data   569.863961                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total   214.253747                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 88116.974708                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 89611.427094                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 84999.538264                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 89532.577014                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 127629.343639                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 91638.626834                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 92347.591888                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 84866.139538                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 88677.501984                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 121637.829033                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 105053.554886                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 88116.974708                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 89611.427094                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 84999.538264                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 89532.577014                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 127629.343639                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 91638.626834                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 92347.591888                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 84866.139538                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 88677.501984                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 121637.829033                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 105053.554886                       # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs               547                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                       13                       # number of cycles access was blocked
+system.l2c.blocked::no_mshrs                        8                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs     74.692308                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs     68.375000                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1075915                       # number of writebacks
-system.l2c.writebacks::total                  1075915                       # number of writebacks
-system.l2c.ReadSharedReq_mshr_hits::cpu0.inst          164                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.data           19                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.dtb.walker            1                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst          208                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data           31                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total          423                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst            164                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.data             19                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst            208                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data             31                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                423                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst           164                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.data            19                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.dtb.walker            1                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst           208                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data            31                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total               423                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks        53944                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total        53944                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        63565                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data        62220                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total       125785                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        13487                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        11849                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total        25336                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        80559                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        50978                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        131537                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         1546                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker         1402                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        75233                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       144852                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       231057                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         2350                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         1996                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        47551                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data       100835                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       195589                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       802411                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu0.data       470568                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data        95260                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       565828                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker         1546                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker         1402                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        75233                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       225411                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       231057                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker         2350                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker         1996                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        47551                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data       151813                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       195589                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           933948                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker         1546                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker         1402                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        75233                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       225411                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       231057                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker         2350                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker         1996                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        47551                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data       151813                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       195589                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          933948                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        52309                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31552                       # number of ReadReq MSHR uncacheable
+system.l2c.writebacks::writebacks             1075082                       # number of writebacks
+system.l2c.writebacks::total                  1075082                       # number of writebacks
+system.l2c.ReadSharedReq_mshr_hits::cpu0.inst           93                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu0.data           13                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.inst           87                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.data           17                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total          210                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst             93                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data             13                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst             87                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data             17                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                210                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst            93                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.data            13                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst            87                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data            17                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total               210                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks        54168                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total        54168                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data        63896                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data        60301                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total       124197                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        12467                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        11210                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total        23677                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        80795                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        51109                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        131904                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         2056                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker         1934                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        65962                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       143261                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       256484                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         1908                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         1578                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        51956                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data       103861                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       163476                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       792476                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu0.data       465421                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data        95414                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       560835                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker         2056                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker         1934                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        65962                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       224056                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       256484                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker         1908                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker         1578                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        51956                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data       154970                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       163476                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           924380                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker         2056                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker         1934                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        65962                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       224056                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       256484                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker         1908                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker         1578                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        51956                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data       154970                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       163476                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          924380                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        52299                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31702                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst           93                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         7335                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        91289                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        31148                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         7641                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        38789                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        52309                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        62700                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         6939                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        91033                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        31225                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         7280                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        38505                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        52299                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        62927                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst           93                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        14976                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total       130078                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   4482067996                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   4401703997                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   8883771993                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    992507998                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data    871605998                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total   1864113996                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  10344161682                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   6287373504                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  16631535186                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    202642005                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker    183792005                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   9367711407                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  18771270759                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  38070504234                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    304834024                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    260849021                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   5931658488                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  13217891635                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  30868571958                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total 117179725536                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  32895409499                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   6658686499                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total  39554095998                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    202642005                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    183792005                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   9367711407                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  29115432441                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  38070504234                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    304834024                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    260849021                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   5931658488                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data  19505265139                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  30868571958                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total 133811260722                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    202642005                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    183792005                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   9367711407                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  29115432441                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  38070504234                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    304834024                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    260849021                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   5931658488                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data  19505265139                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  30868571958                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total 133811260722                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   5897666000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5220688053                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     10320500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    728734017                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total  11857408570                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   5897666000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5220688053                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     10320500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    728734017                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total  11857408570                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        14219                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total       129538                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   1380806993                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   1305380495                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total   2686187488                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    306900998                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data    275849499                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total    582750497                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   6401900063                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   3713131578                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  10115031641                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    160608500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker    153968500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   4948095074                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  11417870701                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  30169861471                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    155763506                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    129943003                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   3891093570                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   8479584227                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  18249884712                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  77756673264                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data   9735980999                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   1980875000                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total  11716855999                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    160608500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    153968500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   4948095074                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  17819770764                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  30169861471                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    155763506                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    129943003                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst   3891093570                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data  12192715805                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  18249884712                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  87871704905                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    160608500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    153968500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   4948095074                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  17819770764                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  30169861471                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    155763506                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    129943003                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst   3891093570                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data  12192715805                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  18249884712                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  87871704905                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   3320524500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5312322505                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      5752000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    656593502                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   9295192507                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   3320524500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5312322505                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      5752000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    656593502                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   9295192507                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.275862                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.306052                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.290013                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.237874                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.225288                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.231817                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.604734                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.454062                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.535825                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.194759                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.255466                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.100380                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.189967                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.245303                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.273125                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.069794                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.145225                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.200269                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.779086                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.408078                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.675667                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.194759                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.255466                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.100380                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.251652                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.245303                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.273125                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.069794                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.188212                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.219641                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.194759                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.255466                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.100380                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.251652                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.410594                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.245303                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.273125                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.069794                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.188212                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.371856                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.219641                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 70511.570770                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 70744.197959                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 70626.640641                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 73589.975384                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73559.456325                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 73575.702400                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 128404.792537                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 123335.036761                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 126439.976478                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 131075.035576                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 131092.728245                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 124515.989087                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 129589.310186                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 164766.720913                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 129716.605957                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 130685.882265                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 124743.086118                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 131084.361928                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 157823.660625                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 146034.545309                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 69905.751133                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 69900.131209                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 69904.804990                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 131075.035576                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 131092.728245                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 124515.989087                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 129165.978772                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 164766.720913                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 129716.605957                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 130685.882265                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 124743.086118                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 128482.179649                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 157823.660625                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 143274.851193                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 131075.035576                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 131092.728245                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 124515.989087                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 129165.978772                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 164766.720913                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 129716.605957                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 130685.882265                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 124743.086118                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 128482.179649                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 157823.660625                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 143274.851193                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 165462.983424                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 110973.118280                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 99350.240900                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 129888.689437                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112746.678392                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 83264.562249                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 110973.118280                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 48660.123998                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 91156.141469                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               91289                       # Transaction distribution
-system.membus.trans_dist::ReadResp             902614                       # Transaction distribution
-system.membus.trans_dist::WriteReq              38789                       # Transaction distribution
-system.membus.trans_dist::WriteResp             38789                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1182866                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           259673                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq           445486                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq         315870                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.273042                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.312881                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.291035                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.229959                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.227623                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.228847                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.608025                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.463927                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.542710                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.244645                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.337994                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.091086                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.187612                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.216179                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.232950                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.077247                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.155621                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.202847                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.781222                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.415262                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.679365                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.244645                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.337994                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.091086                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.249927                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.216179                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.232950                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.077247                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.199302                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.222752                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.244645                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.337994                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.091086                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.249927                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.447477                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.216179                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.232950                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.077247                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.199302                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.343371                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.222752                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21610.225883                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21647.742077                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 21628.441009                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 24617.068902                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24607.448617                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24612.514128                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 79236.339662                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72651.227338                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 76684.798346                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 78116.974708                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 79611.427094                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 75014.327552                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 79699.783619                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117628.629743                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 81637.057652                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 82346.643219                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 74892.092732                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 81643.583511                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 111636.476987                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 98118.647459                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 20918.654291                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20760.842224                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 20891.805966                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 78116.974708                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 79611.427094                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 75014.327552                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 79532.664887                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117628.629743                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 81637.057652                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 82346.643219                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 74892.092732                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 78677.910596                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 111636.476987                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 95060.153730                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 78116.974708                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 79611.427094                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 75014.327552                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 79532.664887                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 117628.629743                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 81637.057652                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 82346.643219                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 74892.092732                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 78677.910596                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 111636.476987                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 95060.153730                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63491.166179                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 167570.579301                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 61849.462366                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 94623.649229                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 102107.944449                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63491.166179                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 84420.399908                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 61849.462366                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 46177.192630                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 71756.492357                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       3789204                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      2296931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         2908                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               91033                       # Transaction distribution
+system.membus.trans_dist::ReadResp             892432                       # Transaction distribution
+system.membus.trans_dist::WriteReq              38505                       # Transaction distribution
+system.membus.trans_dist::WriteResp             38505                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1181777                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           252869                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq           437143                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq         308404                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            143483                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           126149                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        811325                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        668729                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122924                       # Packet count per connected master and slave (bytes)
+system.membus.trans_dist::ReadExReq            143945                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           126263                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        801399                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        663637                       # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122598                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           52                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        27208                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4633500                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      4783684                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       238198                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       238198                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5021882                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155939                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        26474                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4585882                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      4735006                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       238206                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       238206                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                4973212                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155705                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port         1324                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        54416                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    131613504                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    131825183                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7257920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7257920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               139083103                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           621301                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3957559                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        52948                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    130931136                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    131141113                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7272704                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7272704                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               138413817                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           608511                       # Total snoops (count)
+system.membus.snoop_fanout::samples           2484071                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.012278                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.110125                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 3957559    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 2453571     98.77%     98.77% # Request fanout histogram
+system.membus.snoop_fanout::1                   30500      1.23%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             3957559                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           105148497                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             2484071                       # Request fanout histogram
+system.membus.reqLayer0.occupancy           105594995                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               33984                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            22946496                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            22316500                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          8356686345                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          8304045809                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         5285705581                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         5231778477                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           45456154                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           45499333                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -3245,53 +3266,54 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     12610950                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      6824430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests      2134576                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops         142334                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops       128133                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops        14201                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              91291                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           4901304                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             38789                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            38789                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      3987141                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         3034318                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          743952                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq        399827                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp        1143779                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq          116                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp          116                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           302895                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          302895                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      4817262                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq       944420                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp       837436                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     10209362                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      8295779                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              18505141                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    250153960                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    205145975                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              455299935                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         3080857                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          8841930                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.362342                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.484007                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests     12326432                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      6670511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests      2086069                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops         130580                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops       118652                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops        11928                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              91035                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           4782322                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             38505                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            38505                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      3822609                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2941580                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          730122                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq        388189                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp        1118311                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq          111                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp          111                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           299700                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          299700                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      4691812                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq       853093                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp       825528                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     10130133                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      7962376                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              18092509                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    250257116                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    194861853                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              445118969                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         2830390                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          8463866                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.368667                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.485356                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                5652330     63.93%     63.93% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                3175399     35.91%     99.84% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                  14201      0.16%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                5355444     63.27%     63.27% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                3096494     36.58%     99.86% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                  11928      0.14%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            8841930                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         9598709952                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            8463866                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         9400124055                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy          2569910                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy          2566916                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        4696248682                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        4651836575                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        4118726891                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        3960751843                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt
index 0e56e5404..9c49f3e4a 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-minor/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.660653                       # Nu
 sim_ticks                                51660652947000                       # Number of ticks simulated
 final_tick                               51660652947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 286668                       # Simulator instruction rate (inst/s)
-host_op_rate                                   336848                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            15934426663                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 682904                       # Number of bytes of host memory used
-host_seconds                                  3242.08                       # Real time elapsed on the host
+host_inst_rate                                 260799                       # Simulator instruction rate (inst/s)
+host_op_rate                                   306450                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            14496494193                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 677256                       # Number of bytes of host memory used
+host_seconds                                  3563.67                       # Real time elapsed on the host
 sim_insts                                   929398934                       # Number of instructions simulated
 sim_ops                                    1092086880                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-checker/stats.txt
index 005b587a4..5d9de1414 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-checker/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.327140                       # Nu
 sim_ticks                                51327139864000                       # Number of ticks simulated
 final_tick                               51327139864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 109720                       # Simulator instruction rate (inst/s)
-host_op_rate                                   128923                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             6639754669                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 687008                       # Number of bytes of host memory used
-host_seconds                                  7730.28                       # Real time elapsed on the host
+host_inst_rate                                 134762                       # Simulator instruction rate (inst/s)
+host_op_rate                                   158348                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             8155197699                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 681612                       # Number of bytes of host memory used
+host_seconds                                  6293.79                       # Real time elapsed on the host
 sim_insts                                   848164321                       # Number of instructions simulated
 sim_ops                                     996610207                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-dual/stats.txt
index 7762e55fa..c46aa316c 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3-dual/stats.txt
@@ -1,167 +1,167 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 47.468752                       # Number of seconds simulated
-sim_ticks                                47468751978000                       # Number of ticks simulated
-final_tick                               47468751978000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 47.384315                       # Number of seconds simulated
+sim_ticks                                47384315163000                       # Number of ticks simulated
+final_tick                               47384315163000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 133266                       # Simulator instruction rate (inst/s)
-host_op_rate                                   156717                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             6699893970                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 769956                       # Number of bytes of host memory used
-host_seconds                                  7085.00                       # Real time elapsed on the host
-sim_insts                                   944191442                       # Number of instructions simulated
-sim_ops                                    1110340105                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 172390                       # Simulator instruction rate (inst/s)
+host_op_rate                                   202727                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             9043218476                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 765852                       # Number of bytes of host memory used
+host_seconds                                  5239.76                       # Real time elapsed on the host
+sim_insts                                   903281747                       # Number of instructions simulated
+sim_ops                                    1062243320                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker       171136                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker       120960                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          3861216                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         14070216                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher     17654336                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       218240                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       209216                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          3621984                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data         13693456                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher     20748864                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        405504                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             74775128                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      3861216                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      3621984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         7483200                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     90808384                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker        88320                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker        58304                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          4233376                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         12825352                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher     13896960                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       201536                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       189312                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          2647264                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data         11439440                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher     16431296                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        444928                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             62456088                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      4233376                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      2647264                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         6880640                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     79489088                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data             4                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          90828968                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         2674                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         1890                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             76284                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            219860                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       275849                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         3410                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         3269                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             56637                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            213973                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher       324201                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6336                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1184383                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1418881                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total          79509672                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         1380                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker          911                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             82099                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            200409                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       217140                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         3149                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         2958                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             41407                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            178754                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher       256739                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6952                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                991898                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1242017                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                1                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1421455                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          3605                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          2548                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               81342                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              296410                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher       371915                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          4598                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          4407                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               76302                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              288473                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       437106                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             8543                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1575250                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          81342                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          76302                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             157645                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1913014                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1244591                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          1864                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          1230                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               89341                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              270667                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher       293282                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          4253                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          3995                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               55868                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              241418                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       346767                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             9390                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1318075                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          89341                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          55868                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             145209                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1677540                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu0.data                434                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  0                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1913448                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1913014                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         3605                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         2548                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              81342                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             296844                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher       371915                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         4598                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         4407                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              76302                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             288473                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       437106                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            8543                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                3488697                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       1184383                       # Number of read requests accepted
-system.physmem.writeReqs                      1421455                       # Number of write requests accepted
-system.physmem.readBursts                     1184383                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1421455                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 75776512                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     24000                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  90827456                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  74775128                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               90828968                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      375                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_write::total                1677974                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1677540                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         1864                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         1230                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              89341                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             271101                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher       293282                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         4253                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         3995                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              55868                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             241418                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       346767                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            9390                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2996050                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        991898                       # Number of read requests accepted
+system.physmem.writeReqs                      1244591                       # Number of write requests accepted
+system.physmem.readBursts                      991898                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                    1244591                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 63457600                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                     23872                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                  79508544                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  62456088                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               79509672                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      373                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                    2246                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               72103                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               78803                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               72464                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               70552                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               69846                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               79143                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               69266                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               70722                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               68903                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               99020                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              71711                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              73604                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              71852                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              74765                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              70123                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              71131                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               89065                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               93300                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               85781                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               86502                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               86907                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               92159                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               86239                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               88123                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               85047                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               93098                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              87729                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              90867                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              86341                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              90891                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              88902                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              88228                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               57534                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               67322                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               57239                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               59640                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               58543                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               68655                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               57471                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               60839                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               60208                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               81942                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              59318                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              61436                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              60309                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              62906                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              58748                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              59415                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               74024                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               81724                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               74878                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               76858                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               76593                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               82864                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               74278                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               78173                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               76626                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               80136                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              77163                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              80655                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              76245                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              79687                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              75064                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              77353                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          43                       # Number of times write queue was full causing retry
-system.physmem.totGap                    47468750370500                       # Total gap between requests
+system.physmem.numWrRetry                       51477                       # Number of times write queue was full causing retry
+system.physmem.totGap                    47384313590500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      25                       # Read request sizes (log2)
 system.physmem.readPktSize::4                   21333                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 1163025                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  970540                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      2                       # Write request sizes (log2)
 system.physmem.writePktSize::3                   2572                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1418881                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    512770                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    308725                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     87137                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     63943                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                     45149                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                     40149                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                     37001                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                     34987                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                     30693                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      8585                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                     4718                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                     2994                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                     2073                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                     1609                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                     1005                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                      881                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                      765                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                      567                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                      148                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       96                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        9                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                1242017                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    445378                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                    243433                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     76996                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     56880                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                     37150                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                     31949                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                     29173                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                     27068                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                     25124                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                      6848                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                     3836                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                     2454                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                     1543                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                     1198                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                      708                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                      591                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                      507                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                      398                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                      167                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                      104                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20                       16                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::21                        4                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
@@ -188,162 +188,135 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    26847                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    31854                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    44695                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    49676                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    56919                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    61698                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    67754                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    74407                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    81101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    85167                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    89920                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    95633                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    94983                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    99480                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                   111361                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    98562                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    89368                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    83432                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                    13050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                     9803                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                     8425                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                     6741                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                     5561                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                     4626                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                     3942                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                     3261                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                     2837                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                     2381                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                     2058                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                     1909                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                     1685                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                     1499                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                     1391                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                     1145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                     1040                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      919                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      710                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      666                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      524                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      403                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      368                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      321                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      250                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                      182                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                      161                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                      165                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      132                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       77                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                      105                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1159540                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      143.680535                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      97.586865                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     190.741453                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         783407     67.56%     67.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       222260     19.17%     86.73% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        55727      4.81%     91.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        24890      2.15%     93.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        21192      1.83%     95.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767        11987      1.03%     96.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         8178      0.71%     97.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         4967      0.43%     97.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        26932      2.32%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1159540                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         67946                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        17.425117                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev       68.584486                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           67943    100.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::15                    23188                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    27066                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    36083                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    41131                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    44808                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    48159                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    53054                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    57269                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    61997                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    63720                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    68707                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    72599                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    69938                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    72538                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    82492                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    73770                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    67397                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    63055                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                     4615                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                     3320                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                     2487                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                     2032                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                     1667                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                     1537                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                     1438                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                     1351                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                     1216                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                     1258                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                     1384                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                     1422                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                     1370                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                     1543                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                     1563                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                     1451                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                     1716                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                     1865                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                     2021                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                     2168                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                     2359                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                     2664                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                     2841                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                     3106                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                     3376                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                     3630                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                     3943                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                     4563                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                     6136                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                    24445                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                   120872                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       982131                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      145.566960                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean      98.657532                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     193.069606                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         654413     66.63%     66.63% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255       194527     19.81%     86.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        50477      5.14%     91.58% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        21176      2.16%     93.73% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639        16419      1.67%     95.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         9395      0.96%     96.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         6596      0.67%     97.03% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         5289      0.54%     97.57% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        23839      2.43%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         982131                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         56922                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        17.418608                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev       74.895923                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-511           56917     99.99%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::512-1023            2      0.00%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           67946                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         67946                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        20.886866                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.982744                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       74.693624                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-127           67692     99.63%     99.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-255           167      0.25%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::256-383            12      0.02%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::384-511            13      0.02%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::512-639            10      0.01%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::640-767             5      0.01%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::768-895             6      0.01%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::896-1023            2      0.00%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1024-1151            3      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1152-1279            3      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1280-1407            1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1408-1535            3      0.00%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1536-1663            1      0.00%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1664-1791            2      0.00%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1792-1919            3      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::1920-2047            1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2048-2175            1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2176-2303            2      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2432-2559            1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2560-2687            2      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2688-2815            1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::2944-3071            1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::3072-3199            1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::3200-3327            1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::3584-3711            1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::3840-3967            2      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::3968-4095            3      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4224-4351            3      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4736-4863            1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::5760-5887            1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::6528-6655            1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           67946                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    53444908202                       # Total ticks spent queuing
-system.physmem.totMemAccLat               75645058202                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   5920040000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       45138.98                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total           56922                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         56922                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        21.824971                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       17.750218                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev      638.100533                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-4095          56920    100.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::45056-49151            1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::143360-147455            1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           56922                       # Writes before turning the bus around for reads
+system.physmem.totQLat                    43578574020                       # Total ticks spent queuing
+system.physmem.totMemAccLat               62169667770                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   4957625000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       43951.06                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  63888.98                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.60                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.91                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.58                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.91                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  62701.06                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           1.34                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.68                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        1.32                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.68                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.03                       # Data bus utilization in percentage
+system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         2.06                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        23.70                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     894156                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    549489                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   75.52                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  38.72                       # Row buffer hit rate for writes
-system.physmem.avgGap                     18216309.06                       # Average gap between requests
-system.physmem.pageHitRate                      55.46                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 4374828360                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 2387059125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                4546612200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               4588332480                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3100427903040                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1181604436515                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           27444754155000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             31742683326720                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.706973                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   45656629611476                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1585085840000                       # Time in different power states
+system.physmem.avgRdQLen                         1.15                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        23.75                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     750886                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    500828                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   75.73                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  40.31                       # Row buffer hit rate for writes
+system.physmem.avgGap                     21186920.03                       # Average gap between requests
+system.physmem.pageHitRate                      56.03                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 3717395640                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                 2028340875                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                3800456400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               4013660160                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3094913078400                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1158326321940                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           27414513105000                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             31681312358415                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              668.603367                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   45606511009457                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1582266400000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    227033353524                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    195537314293                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 4391294040                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 2396043375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                4688572200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               4607947440                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3100427903040                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1183305976290                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           27443261584500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             31743079320885                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.715315                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   45654123959514                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1585085840000                       # Time in different power states
+system.physmem_1.actEnergy                 3707514720                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                 2022949500                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                3933399600                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               4036579920                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3094913078400                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1156667621085                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           27415968105750                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             31681249248975                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.602035                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   45608919765384                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1582266400000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    229539287986                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    193128558366                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst          368                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
@@ -377,19 +350,19 @@ system.cf0.dma_read_txs                           122                       # Nu
 system.cf0.dma_write_full_pages                  1667                       # Number of full page size DMA writes.
 system.cf0.dma_write_bytes                    6830592                       # Number of bytes transfered via DMA writes.
 system.cf0.dma_write_txs                         1670                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups              132444225                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         87787955                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect          6400754                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            93524644                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits               57612051                       # Number of BTB hits
+system.cpu0.branchPred.lookups              138091637                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         91311717                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect          6789940                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            97223509                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits               59866310                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            61.600931                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS               17778768                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect            168825                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        4144770                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           2586947                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses         1557823                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted       392899                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            61.575961                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS               18644167                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect            188685                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        4389066                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits           2747803                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses         1641263                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted       409141                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -420,85 +393,88 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   539802                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               539802                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        11294                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        84152                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore       248635                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples       291167                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean  2569.659336                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev 15605.583986                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-65535       288567     99.11%     99.11% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::65536-131071         1409      0.48%     99.59% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::131072-196607          865      0.30%     99.89% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::196608-262143          174      0.06%     99.95% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::262144-327679           52      0.02%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::327680-393215           75      0.03%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::393216-458751           18      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::458752-524287            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       291167                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples       273980                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 20501.036572                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 17496.757374                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev 20192.590719                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-65535       271123     98.96%     98.96% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-131071          705      0.26%     99.21% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-196607         1540      0.56%     99.78% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-262143          149      0.05%     99.83% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-327679          269      0.10%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::327680-393215           86      0.03%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-458751           62      0.02%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::458752-524287           25      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::524288-589823            6      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::589824-655359            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::655360-720895            7      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total       273980                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples 529053057016                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.549473                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.550536                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0-1 527876290016     99.78%     99.78% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::2-3    603631000      0.11%     99.89% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::4-5    259797000      0.05%     99.94% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::6-7    123836500      0.02%     99.96% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::8-9     92525500      0.02%     99.98% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::10-11     56948500      0.01%     99.99% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::12-13     16655000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::14-15     23145000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::16-17       228500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total 529053057016                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        84152     88.17%     88.17% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        11294     11.83%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total        95446                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       539802                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                   530338                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               530338                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        10426                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        79784                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore       241995                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples       288343                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::mean  2099.123266                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::stdev 12230.418976                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0-65535       286535     99.37%     99.37% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::65536-131071         1269      0.44%     99.81% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::131072-196607          337      0.12%     99.93% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::196608-262143          138      0.05%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::262144-327679           37      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::327680-393215           22      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::393216-458751            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total       288343                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples       261783                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 19021.382214                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 16878.246550                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev 10891.763559                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-32767       246122     94.02%     94.02% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-65535        14409      5.50%     99.52% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-98303          656      0.25%     99.77% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-131071          427      0.16%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-163839           44      0.02%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::163840-196607           15      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::196608-229375           47      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::229376-262143           25      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::262144-294911            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::294912-327679           22      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::327680-360447            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::360448-393215            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::393216-425983            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total       261783                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples 513336492752                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     0.609866                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::stdev     0.537961                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0-1 512309669252     99.80%     99.80% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::2-3    522001000      0.10%     99.90% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::4-5    221126000      0.04%     99.94% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::6-7    109873500      0.02%     99.97% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::8-9     86703000      0.02%     99.98% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::10-11     51185000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::12-13     14405500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::14-15     21121500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::16-17       397500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::18-19        10500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total 513336492752                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        79785     88.44%     88.44% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        10426     11.56%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total        90211                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       530338                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       539802                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        95446                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       530338                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        90211                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        95446                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       635248                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        90211                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       620549                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    96092667                       # DTB read hits
-system.cpu0.dtb.read_misses                    371231                       # DTB read misses
-system.cpu0.dtb.write_hits                   80108557                       # DTB write hits
-system.cpu0.dtb.write_misses                   168571                       # DTB write misses
-system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
+system.cpu0.dtb.read_hits                    99690232                       # DTB read hits
+system.cpu0.dtb.read_misses                    367422                       # DTB read misses
+system.cpu0.dtb.write_hits                   83046551                       # DTB write hits
+system.cpu0.dtb.write_misses                   162916                       # DTB write misses
+system.cpu0.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              46091                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                   1084                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   35125                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                      346                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  6813                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_tlb_mva_asid              42813                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                   1051                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   35541                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                      482                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                  6442                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                    38936                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                96463898                       # DTB read accesses
-system.cpu0.dtb.write_accesses               80277128                       # DTB write accesses
+system.cpu0.dtb.perms_faults                    39704                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses               100057654                       # DTB read accesses
+system.cpu0.dtb.write_accesses               83209467                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        176201224                       # DTB hits
-system.cpu0.dtb.misses                         539802                       # DTB misses
-system.cpu0.dtb.accesses                    176741026                       # DTB accesses
+system.cpu0.dtb.hits                        182736783                       # DTB hits
+system.cpu0.dtb.misses                         530338                       # DTB misses
+system.cpu0.dtb.accesses                    183267121                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -528,1164 +504,1165 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    79903                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                79903                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walksLongTerminationLevel::Level2          950                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksLongTerminationLevel::Level3        57315                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksSquashedBefore         9653                       # Table walks squashed before starting
-system.cpu0.itb.walker.walkWaitTime::samples        70250                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::mean  1248.284698                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::stdev 10855.060811                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0-65535        69985     99.62%     99.62% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::65536-131071           65      0.09%     99.72% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::131072-196607          177      0.25%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::196608-262143           11      0.02%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::262144-327679            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::327680-393215            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        70250                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples        67918                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 26250.242940                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 22828.736245                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev 25780.781063                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-65535        66522     97.94%     97.94% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::65536-131071          103      0.15%     98.10% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-196607         1066      1.57%     99.67% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::196608-262143           71      0.10%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::262144-327679           86      0.13%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::327680-393215           28      0.04%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::393216-458751           25      0.04%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::458752-524287            8      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::524288-589823            8      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::917504-983039            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total        67918                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples 408740768228                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     0.873449                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::stdev     0.332683                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0    51752271292     12.66%     12.66% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1   356965086936     87.33%     99.99% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::2       21879500      0.01%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::3        1303500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::4          81500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::5          52500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::6          29500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::7           1000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::8          62500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total 408740768228                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        57315     98.37%     98.37% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M          950      1.63%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        58265                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                    81834                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                81834                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walksLongTerminationLevel::Level2         1030                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksLongTerminationLevel::Level3        58824                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksSquashedBefore         9805                       # Table walks squashed before starting
+system.cpu0.itb.walker.walkWaitTime::samples        72029                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::mean   864.033931                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::stdev  6165.525550                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0-32767        71606     99.41%     99.41% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::32768-65535          296      0.41%     99.82% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::65536-98303           49      0.07%     99.89% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::98304-131071           70      0.10%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::131072-163839            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::163840-196607            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::196608-229375            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::229376-262143            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        72029                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples        69659                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 23684.893553                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 21955.996989                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev 12765.700584                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-32767        63811     91.60%     91.60% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-65535         5242      7.53%     99.13% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::65536-98303          100      0.14%     99.27% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::98304-131071          402      0.58%     99.85% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::131072-163839           39      0.06%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::163840-196607           17      0.02%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::196608-229375           16      0.02%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::229376-262143            8      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::262144-294911            6      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::294912-327679            6      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::327680-360447            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::360448-393215            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::393216-425983            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::425984-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total        69659                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples 375894589280                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     0.860066                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::stdev     0.347066                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0    52618427692     14.00%     14.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1   323259257588     86.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::2       15893500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::3         943500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::4          54500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::5          12500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total 375894589280                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        58824     98.28%     98.28% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M         1030      1.72%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        59854                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        79903                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        79903                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        81834                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        81834                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        58265                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        58265                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       138168                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   207793696                       # ITB inst hits
-system.cpu0.itb.inst_misses                     79903                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        59854                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        59854                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       141688                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   216521473                       # ITB inst hits
+system.cpu0.itb.inst_misses                     81834                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              46091                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                   1084                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   24840                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              42813                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                   1051                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   25342                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                   191050                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                   198402                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               207873599                       # ITB inst accesses
-system.cpu0.itb.hits                        207793696                       # DTB hits
-system.cpu0.itb.misses                          79903                       # DTB misses
-system.cpu0.itb.accesses                    207873599                       # DTB accesses
-system.cpu0.numCycles                       761315266                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               216603307                       # ITB inst accesses
+system.cpu0.itb.hits                        216521473                       # DTB hits
+system.cpu0.itb.misses                          81834                       # DTB misses
+system.cpu0.itb.accesses                    216603307                       # DTB accesses
+system.cpu0.numCycles                       746014900                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles          84074114                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                     585063894                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                  132444225                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches          77977766                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                    631770796                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles               13765762                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                   1785587                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles              318737                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingTrapStallCycles      5559321                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.PendingQuiesceStallCycles       752999                       # Number of stall cycles due to pending quiesce instructions
-system.cpu0.fetch.IcacheWaitRetryStallCycles       796339                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                207603742                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes              1586738                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.ItlbSquashes                  26136                       # Number of outstanding ITLB misses that were squashed
-system.cpu0.fetch.rateDist::samples         731940774                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             0.936268                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            1.209570                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.icacheStallCycles          90433879                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu0.fetch.Insts                     610172736                       # Number of instructions fetch has processed
+system.cpu0.fetch.Branches                  138091637                       # Number of branches that fetch encountered
+system.cpu0.fetch.predictedBranches          81258280                       # Number of branches that fetch has predicted taken
+system.cpu0.fetch.Cycles                    615398287                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu0.fetch.SquashCycles               14620490                       # Number of cycles fetch has spent squashing
+system.cpu0.fetch.TlbCycles                   1715297                       # Number of cycles fetch has spent waiting for tlb
+system.cpu0.fetch.MiscStallCycles              295776                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu0.fetch.PendingTrapStallCycles      5589619                       # Number of stall cycles due to pending traps
+system.cpu0.fetch.PendingQuiesceStallCycles       711520                       # Number of stall cycles due to pending quiesce instructions
+system.cpu0.fetch.IcacheWaitRetryStallCycles       813110                       # Number of stall cycles due to full MSHR
+system.cpu0.fetch.CacheLines                216323861                       # Number of cache lines fetched
+system.cpu0.fetch.IcacheSquashes              1696724                       # Number of outstanding Icache misses that were squashed
+system.cpu0.fetch.ItlbSquashes                  26704                       # Number of outstanding ITLB misses that were squashed
+system.cpu0.fetch.rateDist::samples         722267733                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::mean             0.989116                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::stdev            1.222569                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0               403543312     55.13%     55.13% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1               128205713     17.52%     72.65% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                43488128      5.94%     78.59% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3               156703621     21.41%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::0               380266002     52.65%     52.65% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::1               133082578     18.43%     71.07% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::2                45433566      6.29%     77.36% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::3               163485587     22.64%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total           731940774                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.173968                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       0.768491                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles               100319911                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles            372509653                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                217857253                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles             36338079                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles               4915878                       # Number of cycles decode is squashing
-system.cpu0.decode.BranchResolved            18873695                       # Number of times decode resolved a branch
-system.cpu0.decode.BranchMispred              2004301                       # Number of times decode detected a branch misprediction
-system.cpu0.decode.DecodedInsts             606758178                       # Number of instructions handled by decode
-system.cpu0.decode.SquashedInsts             22350639                       # Number of squashed instructions handled by decode
-system.cpu0.rename.SquashCycles               4915878                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles               134368949                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles               57393762                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles     239367965                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                219640614                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles             76253606                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts             590337881                       # Number of instructions processed by rename
-system.cpu0.rename.SquashedInsts              5891778                       # Number of squashed instructions processed by rename
-system.cpu0.rename.ROBFullEvents             10879657                       # Number of times rename has blocked due to ROB full
-system.cpu0.rename.IQFullEvents                272900                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents                275104                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents              42478331                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.FullRegisterEvents           10735                       # Number of times there has been no free registers
-system.cpu0.rename.RenamedOperands          562575259                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups            912365987                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups       697390419                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups           694396                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps            507972674                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                54602579                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts          15164295                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts      13334098                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                 72899123                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads            96066209                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores           83257958                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads          8637114                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores         7533431                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                 568637659                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded           15304177                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                573527019                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued          2573483                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined       51469570                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined     33194366                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved        252301                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples    731940774                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        0.783570                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       1.057506                       # Number of insts issued each cycle
+system.cpu0.fetch.rateDist::total           722267733                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.branchRate                 0.185106                       # Number of branch fetches per cycle
+system.cpu0.fetch.rate                       0.817910                       # Number of inst fetches per cycle
+system.cpu0.decode.IdleCycles               106050198                       # Number of cycles decode is idle
+system.cpu0.decode.BlockedCycles            344087060                       # Number of cycles decode is blocked
+system.cpu0.decode.RunCycles                231125881                       # Number of cycles decode is running
+system.cpu0.decode.UnblockCycles             35774912                       # Number of cycles decode is unblocking
+system.cpu0.decode.SquashCycles               5229682                       # Number of cycles decode is squashing
+system.cpu0.decode.BranchResolved            19752919                       # Number of times decode resolved a branch
+system.cpu0.decode.BranchMispred              2120005                       # Number of times decode detected a branch misprediction
+system.cpu0.decode.DecodedInsts             632519077                       # Number of instructions handled by decode
+system.cpu0.decode.SquashedInsts             23747295                       # Number of squashed instructions handled by decode
+system.cpu0.rename.SquashCycles               5229682                       # Number of cycles rename is squashing
+system.cpu0.rename.IdleCycles               140879480                       # Number of cycles rename is idle
+system.cpu0.rename.BlockCycles               46445701                       # Number of cycles rename is blocking
+system.cpu0.rename.serializeStallCycles     235545365                       # count of cycles rename stalled for serializing inst
+system.cpu0.rename.RunCycles                231642525                       # Number of cycles rename is running
+system.cpu0.rename.UnblockCycles             62524980                       # Number of cycles rename is unblocking
+system.cpu0.rename.RenamedInsts             614970268                       # Number of instructions processed by rename
+system.cpu0.rename.SquashedInsts              6274841                       # Number of squashed instructions processed by rename
+system.cpu0.rename.ROBFullEvents              9683853                       # Number of times rename has blocked due to ROB full
+system.cpu0.rename.IQFullEvents                239254                       # Number of times rename has blocked due to IQ full
+system.cpu0.rename.LQFullEvents                254272                       # Number of times rename has blocked due to LQ full
+system.cpu0.rename.SQFullEvents              29219197                       # Number of times rename has blocked due to SQ full
+system.cpu0.rename.FullRegisterEvents           11058                       # Number of times there has been no free registers
+system.cpu0.rename.RenamedOperands          585821211                       # Number of destination operands rename has renamed
+system.cpu0.rename.RenameLookups            944611426                       # Number of register rename lookups that rename has made
+system.cpu0.rename.int_rename_lookups       725501320                       # Number of integer rename lookups
+system.cpu0.rename.fp_rename_lookups           860588                       # Number of floating rename lookups
+system.cpu0.rename.CommittedMaps            527918401                       # Number of HB maps that are committed
+system.cpu0.rename.UndoneMaps                57902804                       # Number of HB maps that are undone due to squashing
+system.cpu0.rename.serializingInsts          14873386                       # count of serializing insts renamed
+system.cpu0.rename.tempSerializingInsts      12932012                       # count of temporary serializing insts renamed
+system.cpu0.rename.skidInsts                 72326353                       # count of insts added to the skid buffer
+system.cpu0.memDep0.insertedLoads           100125445                       # Number of loads inserted to the mem dependence unit.
+system.cpu0.memDep0.insertedStores           86327833                       # Number of stores inserted to the mem dependence unit.
+system.cpu0.memDep0.conflictingLoads          8833111                       # Number of conflicting loads.
+system.cpu0.memDep0.conflictingStores         7713299                       # Number of conflicting stores.
+system.cpu0.iq.iqInstsAdded                 593239093                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu0.iq.iqNonSpecInstsAdded           14925406                       # Number of non-speculative instructions added to the IQ
+system.cpu0.iq.iqInstsIssued                596650262                       # Number of instructions issued
+system.cpu0.iq.iqSquashedInstsIssued          2740149                       # Number of squashed instructions issued
+system.cpu0.iq.iqSquashedInstsExamined       54305512                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu0.iq.iqSquashedOperandsExamined     35087941                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu0.iq.iqSquashedNonSpecRemoved        259840                       # Number of squashed non-spec instructions that were removed
+system.cpu0.iq.issued_per_cycle::samples    722267733                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::mean        0.826079                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::stdev       1.071801                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0          419086912     57.26%     57.26% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1          131041268     17.90%     75.16% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2          110621862     15.11%     90.27% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3           63525040      8.68%     98.95% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4            7661553      1.05%    100.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5               4139      0.00%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::0          398653423     55.19%     55.19% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::1          132668388     18.37%     73.56% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::2          116695962     16.16%     89.72% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::3           66414173      9.20%     98.92% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::4            7831504      1.08%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::5               4283      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total      731940774                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::total      722267733                       # Number of insts issued each cycle
 system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu               59257381     45.13%     45.13% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                 46667      0.04%     45.16% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                  17941      0.01%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc              17      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.18% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead              34285997     26.11%     71.29% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite             37701656     28.71%    100.00% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntAlu               62572261     45.86%     45.86% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntMult                 47637      0.03%     45.89% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntDiv                  27538      0.02%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMisc              12      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.91% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemRead              35025206     25.67%     71.58% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemWrite             38780691     28.42%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass               17      0.00%      0.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu            391712029     68.30%     68.30% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult             1330798      0.23%     68.53% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                69152      0.01%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd                  6      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   1      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              8      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp             15      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt             25      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.54% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc         42956      0.01%     68.55% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.55% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.55% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.55% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead            99049842     17.27%     85.82% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite           81322170     14.18%    100.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::No_OpClass               37      0.00%      0.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntAlu            408003074     68.38%     68.38% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntMult             1391206      0.23%     68.62% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntDiv                75246      0.01%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatAdd                  5      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAdd              8      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCmp             15      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCvt             25      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.63% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMisc         75513      0.01%     68.64% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.64% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.64% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.64% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemRead           102801955     17.23%     85.87% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemWrite           84303178     14.13%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total             573527019                       # Type of FU issued
-system.cpu0.iq.rate                          0.753337                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                  131309659                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.228951                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads        2011763518                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes        635110276                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses    556950573                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads            1114436                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes            438215                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses       411063                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses             704141671                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                 694990                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads         2575949                       # Number of loads that had data forwarded from stores
+system.cpu0.iq.FU_type_0::total             596650262                       # Type of FU issued
+system.cpu0.iq.rate                          0.799783                       # Inst issue rate
+system.cpu0.iq.fu_busy_cnt                  136453345                       # FU busy when requested
+system.cpu0.iq.fu_busy_rate                  0.228699                       # FU busy rate (busy events/executed inst)
+system.cpu0.iq.int_inst_queue_reads        2053360508                       # Number of integer instruction queue reads
+system.cpu0.iq.int_inst_queue_writes        662051351                       # Number of integer instruction queue writes
+system.cpu0.iq.int_inst_queue_wakeup_accesses    579495604                       # Number of integer instruction queue wakeup accesses
+system.cpu0.iq.fp_inst_queue_reads            1401241                       # Number of floating instruction queue reads
+system.cpu0.iq.fp_inst_queue_writes            556367                       # Number of floating instruction queue writes
+system.cpu0.iq.fp_inst_queue_wakeup_accesses       521179                       # Number of floating instruction queue wakeup accesses
+system.cpu0.iq.int_alu_accesses             732235238                       # Number of integer alu accesses
+system.cpu0.iq.fp_alu_accesses                 868332                       # Number of floating point alu accesses
+system.cpu0.iew.lsq.thread0.forwLoads         2674563                       # Number of loads that had data forwarded from stores
 system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads     11750995                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses        17228                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation       138196                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores      5318019                       # Number of stores squashed
+system.cpu0.iew.lsq.thread0.squashedLoads     12322480                       # Number of loads squashed
+system.cpu0.iew.lsq.thread0.ignoredResponses        16225                       # Number of memory responses ignored because the instruction is squashed
+system.cpu0.iew.lsq.thread0.memOrderViolation       138716                       # Number of memory ordering violations
+system.cpu0.iew.lsq.thread0.squashedStores      5498195                       # Number of stores squashed
 system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads      2553185                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked      4584143                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu0.iew.lsq.thread0.rescheduledLoads      2627025                       # Number of loads that were rescheduled
+system.cpu0.iew.lsq.thread0.cacheBlocked      4349073                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles               4915878                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles                6708218                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles              2698388                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts          584066483                       # Number of instructions dispatched to IQ
+system.cpu0.iew.iewSquashCycles               5229682                       # Number of cycles IEW is squashing
+system.cpu0.iew.iewBlockCycles                6015766                       # Number of cycles IEW is blocking
+system.cpu0.iew.iewUnblockCycles              1577054                       # Number of cycles IEW is unblocking
+system.cpu0.iew.iewDispatchedInsts          608291813                       # Number of instructions dispatched to IQ
 system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts             96066209                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts            83257958                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts          13102761                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                 64235                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents              2566402                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents        138196                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect       1807441                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect      2958148                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts             4765589                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts            565930325                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts             96085763                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts          7069222                       # Number of squashed instructions skipped in execute
+system.cpu0.iew.iewDispLoadInsts            100125445                       # Number of dispatched load instructions
+system.cpu0.iew.iewDispStoreInsts            86327833                       # Number of dispatched store instructions
+system.cpu0.iew.iewDispNonSpecInsts          12661031                       # Number of dispatched non-speculative instructions
+system.cpu0.iew.iewIQFullEvents                 57348                       # Number of times the IQ has become full, causing a stall
+system.cpu0.iew.iewLSQFullEvents              1462300                       # Number of times the LSQ has become full, causing a stall
+system.cpu0.iew.memOrderViolationEvents        138716                       # Number of memory order violations
+system.cpu0.iew.predictedTakenIncorrect       1920652                       # Number of branches that were predicted taken incorrectly
+system.cpu0.iew.predictedNotTakenIncorrect      3139987                       # Number of branches that were predicted not taken incorrectly
+system.cpu0.iew.branchMispredicts             5060639                       # Number of branch mispredicts detected at execute
+system.cpu0.iew.iewExecutedInsts            588583301                       # Number of executed instructions
+system.cpu0.iew.iewExecLoadInsts             99681195                       # Number of load instructions executed
+system.cpu0.iew.iewExecSquashedInsts          7546532                       # Number of squashed instructions skipped in execute
 system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                       124647                       # number of nop insts executed
-system.cpu0.iew.exec_refs                   176196325                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches               106580080                       # Number of branches executed
-system.cpu0.iew.exec_stores                  80110562                       # Number of stores executed
-system.cpu0.iew.exec_rate                    0.743359                       # Inst execution rate
-system.cpu0.iew.wb_sent                     558072531                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                    557361636                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                269759058                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                442874225                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      0.732104                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.609110                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts       44855365                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls       15051876                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts          4433751                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples    723417587                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     0.736051                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     1.544488                       # Number of insts commited each cycle
+system.cpu0.iew.exec_nop                       127314                       # number of nop insts executed
+system.cpu0.iew.exec_refs                   182727665                       # number of memory reference insts executed
+system.cpu0.iew.exec_branches               110905985                       # Number of branches executed
+system.cpu0.iew.exec_stores                  83046470                       # Number of stores executed
+system.cpu0.iew.exec_rate                    0.788970                       # Inst execution rate
+system.cpu0.iew.wb_sent                     580785082                       # cumulative count of insts sent to commit
+system.cpu0.iew.wb_count                    580016783                       # cumulative count of insts written-back
+system.cpu0.iew.wb_producers                281571835                       # num instructions producing a value
+system.cpu0.iew.wb_consumers                462036259                       # num instructions consuming a value
+system.cpu0.iew.wb_rate                      0.777487                       # insts written-back per cycle
+system.cpu0.iew.wb_fanout                    0.609415                       # average fanout of values written-back
+system.cpu0.commit.commitSquashedInsts       47239068                       # The number of squashed insts skipped by commit
+system.cpu0.commit.commitNonSpecStalls       14665566                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu0.commit.branchMispredicts          4709377                       # The number of times a branch was mispredicted
+system.cpu0.commit.committed_per_cycle::samples    713265593                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::mean     0.776512                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::stdev     1.575400                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0    490442876     67.80%     67.80% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1    120876307     16.71%     84.50% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2     51465837      7.11%     91.62% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3     17138323      2.37%     93.99% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4     12635808      1.75%     95.73% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5      8409902      1.16%     96.90% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6      5731195      0.79%     97.69% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7      3469312      0.48%     98.17% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8     13248027      1.83%    100.00% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::0    472345396     66.22%     66.22% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::1    122854697     17.22%     83.45% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::2     54352038      7.62%     91.07% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::3     18530727      2.60%     93.67% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::4     13156863      1.84%     95.51% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::5      8843989      1.24%     96.75% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::6      5973723      0.84%     97.59% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::7      3646989      0.51%     98.10% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::8     13561171      1.90%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total    723417587                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts           452974919                       # Number of instructions committed
-system.cpu0.commit.committedOps             532472262                       # Number of ops (including micro ops) committed
+system.cpu0.commit.committed_per_cycle::total    713265593                       # Number of insts commited each cycle
+system.cpu0.commit.committedInsts           471410910                       # Number of instructions committed
+system.cpu0.commit.committedOps             553858980                       # Number of ops (including micro ops) committed
 system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                     162255152                       # Number of memory references committed
-system.cpu0.commit.loads                     84315213                       # Number of loads committed
-system.cpu0.commit.membars                    3606698                       # Number of memory barriers committed
-system.cpu0.commit.branches                 101352780                       # Number of branches committed
-system.cpu0.commit.fp_insts                    403239                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                488332622                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls            13274605                       # Number of function calls committed.
+system.cpu0.commit.refs                     168632602                       # Number of memory references committed
+system.cpu0.commit.loads                     87802964                       # Number of loads committed
+system.cpu0.commit.membars                    3653468                       # Number of memory barriers committed
+system.cpu0.commit.branches                 105429162                       # Number of branches committed
+system.cpu0.commit.fp_insts                    512997                       # Number of committed floating point instructions.
+system.cpu0.commit.int_insts                508174699                       # Number of committed integer instructions.
+system.cpu0.commit.function_calls            13889214                       # Number of function calls committed.
 system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu       369012489     69.30%     69.30% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult        1112277      0.21%     69.51% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv           54460      0.01%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            8      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp           13      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt           21      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.52% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc        37842      0.01%     69.53% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.53% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.53% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.53% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead       84315213     15.83%     85.36% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite      77939939     14.64%    100.00% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntAlu       383941234     69.32%     69.32% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntMult        1156077      0.21%     69.53% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntDiv           59954      0.01%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAdd            8      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCmp           13      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCvt           21      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMisc        69071      0.01%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemRead       87802964     15.85%     85.41% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemWrite      80829638     14.59%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total        532472262                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events             13248027                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                  1283601950                       # The number of ROB reads
-system.cpu0.rob.rob_writes                 1163144719                       # The number of ROB writes
-system.cpu0.timesIdled                         940575                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                       29374492                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.quiesceCycles                 94176188727                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.committedInsts                  452974919                       # Number of Instructions Simulated
-system.cpu0.committedOps                    532472262                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              1.680701                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        1.680701                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              0.594990                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        0.594990                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads               668586496                       # number of integer regfile reads
-system.cpu0.int_regfile_writes              395947855                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                   683579                       # number of floating regfile reads
-system.cpu0.fp_regfile_writes                  295852                       # number of floating regfile writes
-system.cpu0.cc_regfile_reads                123538962                       # number of cc regfile reads
-system.cpu0.cc_regfile_writes               124272565                       # number of cc regfile writes
-system.cpu0.misc_regfile_reads             1278649841                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes              15273032                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements          5802522                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          485.093904                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          150368529                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          5803033                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            25.912058                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       2962390000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   485.093904                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.947449                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.947449                       # Average percentage of cache occupancy
+system.cpu0.commit.op_class_0::total        553858980                       # Class of committed instruction
+system.cpu0.commit.bw_lim_events             13561171                       # number cycles where commit BW limit reached
+system.cpu0.rob.rob_reads                  1296549352                       # The number of ROB reads
+system.cpu0.rob.rob_writes                 1211163120                       # The number of ROB writes
+system.cpu0.timesIdled                         982435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu0.idleCycles                       23747167                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.quiesceCycles                 94022615466                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.committedInsts                  471410910                       # Number of Instructions Simulated
+system.cpu0.committedOps                    553858980                       # Number of Ops (including micro ops) Simulated
+system.cpu0.cpi                              1.582515                       # CPI: Cycles Per Instruction
+system.cpu0.cpi_total                        1.582515                       # CPI: Total CPI of All Threads
+system.cpu0.ipc                              0.631905                       # IPC: Instructions Per Cycle
+system.cpu0.ipc_total                        0.631905                       # IPC: Total IPC of All Threads
+system.cpu0.int_regfile_reads               694459704                       # number of integer regfile reads
+system.cpu0.int_regfile_writes              413089219                       # number of integer regfile writes
+system.cpu0.fp_regfile_reads                   846069                       # number of floating regfile reads
+system.cpu0.fp_regfile_writes                  429660                       # number of floating regfile writes
+system.cpu0.cc_regfile_reads                127998327                       # number of cc regfile reads
+system.cpu0.cc_regfile_writes               128742208                       # number of cc regfile writes
+system.cpu0.misc_regfile_reads             1288788249                       # number of misc regfile reads
+system.cpu0.misc_regfile_writes              14832406                       # number of misc regfile writes
+system.cpu0.dcache.tags.replacements          5793916                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          505.305765                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          157106373                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          5794427                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            27.113358                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       1908955000                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   505.305765                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.986925                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.986925                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          391                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        336490622                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       336490622                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     77978502                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       77978502                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     67507915                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      67507915                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       199394                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       199394                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       171803                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       171803                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1821693                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      1821693                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1835435                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      1835435                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    145658220                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       145658220                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    145857614                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      145857614                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      6410027                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      6410027                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      7429665                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      7429665                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       719434                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       719434                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       793389                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total       793389                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       238145                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       238145                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data       190782                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total       190782                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data     14633081                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total      14633081                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data     15352515                       # number of overall misses
-system.cpu0.dcache.overall_misses::total     15352515                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 109062490500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total 109062490500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 171373805000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total 171373805000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  50210173040                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  50210173040                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   3622154000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   3622154000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   5311494500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total   5311494500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      5825000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5825000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 330646468540                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 330646468540                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 330646468540                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 330646468540                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     84388529                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     84388529                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     74937580                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     74937580                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       918828                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       918828                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       965192                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total       965192                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2059838                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      2059838                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2026217                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      2026217                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    160291301                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    160291301                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    161210129                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    161210129                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.075959                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.075959                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.099145                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.099145                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.782991                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.782991                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.822001                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.822001                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.115613                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.115613                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.094157                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.094157                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.091291                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.091291                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.095233                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.095233                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17014.357428                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 17014.357428                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 23066.155069                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 23066.155069                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 63285.693449                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 63285.693449                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15209.867938                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15209.867938                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 27840.647965                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 27840.647965                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses        349540400                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       349540400                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     81616032                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       81616032                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     70522769                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      70522769                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       213045                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       213045                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       259663                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       259663                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1810689                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      1810689                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1836259                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      1836259                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    152398464                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       152398464                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    152611509                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      152611509                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      6448823                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      6448823                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      7191873                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      7191873                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       676181                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       676181                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       810826                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total       810826                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       247493                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       247493                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data       187335                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total       187335                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data     14451522                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total      14451522                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data     15127703                       # number of overall misses
+system.cpu0.dcache.overall_misses::total     15127703                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  92981912000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  92981912000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 133998931168                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 133998931168                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  29936196189                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  29936196189                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   3415607500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   3415607500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   4687136000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total   4687136000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      3788500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3788500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 256917039357                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 256917039357                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 256917039357                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 256917039357                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     88064855                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     88064855                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     77714642                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     77714642                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       889226                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       889226                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      1070489                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1070489                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2058182                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      2058182                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2023594                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      2023594                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    166849986                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    166849986                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    167739212                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    167739212                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.073228                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.073228                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.092542                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.092542                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.760415                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.760415                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.757435                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.757435                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.120248                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.120248                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.092575                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092575                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.086614                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.086614                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.090186                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.090186                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14418.431394                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14418.431394                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 18631.993525                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 18631.993525                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 36920.616987                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 36920.616987                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13800.824670                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13800.824670                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 25020.076334                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25020.076334                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 22595.820288                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 22595.820288                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21536.957856                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 21536.957856                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs     15517119                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets     25638833                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs           732854                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets         730129                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.173548                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets    35.115484                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      5802538                       # number of writebacks
-system.cpu0.dcache.writebacks::total          5802538                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      3327729                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total      3327729                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      5970882                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      5970882                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data         4398                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::total         4398                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data       123286                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total       123286                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      9303009                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      9303009                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      9303009                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      9303009                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      3082298                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      3082298                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1458783                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      1458783                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       712505                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       712505                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       788991                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total       788991                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       114859                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       114859                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       190777                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total       190777                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      5330072                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      5330072                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      6042577                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      6042577                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        19706                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        19706                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        21266                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        21266                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        40972                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        40972                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  48302897000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  48302897000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  39166129612                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  39166129612                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  19342072500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  19342072500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  49145395540                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  49145395540                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1672767500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1672767500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   5120787500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   5120787500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      5755000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5755000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 136614422152                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 136614422152                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 155956494652                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 155956494652                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3863694500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3863694500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3863694500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3863694500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036525                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036525                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.019467                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019467                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.775450                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.775450                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.817445                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.817445                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055761                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055761                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.094154                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.094154                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.033252                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.033252                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.037483                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.037483                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15671.066522                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15671.066522                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 26848.496049                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 26848.496049                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 27146.577919                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 27146.577919                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 62288.917795                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 62288.917795                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14563.660662                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14563.660662                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 26841.744550                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26841.744550                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 17777.853389                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 17777.853389                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 16983.215453                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 16983.215453                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs      9060649                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets     19650869                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs           747322                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets         698056                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.124157                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    28.150849                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks      5793928                       # number of writebacks
+system.cpu0.dcache.writebacks::total          5793928                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      3323367                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total      3323367                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      5758852                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      5758852                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data         4670                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::total         4670                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data       128237                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total       128237                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      9086889                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      9086889                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      9086889                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      9086889                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      3125456                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      3125456                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1433021                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      1433021                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       669278                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       669278                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       806156                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total       806156                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       119256                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       119256                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       187331                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total       187331                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      5364633                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      5364633                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      6033911                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      6033911                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        32527                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        32527                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        32351                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        32351                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        64878                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        64878                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  43142423000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43142423000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  30169010620                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  30169010620                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  14964455000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  14964455000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  28947099689                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  28947099689                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1564593500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1564593500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   4499876000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4499876000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      3717500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3717500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 102258533309                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 102258533309                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 117222988309                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 117222988309                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6208668000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6208668000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6208668000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6208668000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035490                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035490                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018440                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018440                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.752652                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.752652                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.753073                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.753073                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.057942                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.057942                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.092573                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.092573                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032152                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.032152                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035972                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.035972                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13803.561144                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13803.561144                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 21052.734482                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21052.734482                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 22359.101898                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22359.101898                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 35907.565892                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 35907.565892                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13119.620816                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13119.620816                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 24020.989585                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 24020.989585                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25630.877435                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25630.877435                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25809.599886                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25809.599886                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 196066.908556                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196066.908556                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 94300.851801                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 94300.851801                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          5681079                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.944679                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          201561746                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          5681591                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            35.476286                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      18014203000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.944679                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999892                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999892                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19061.608373                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19061.608373                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 19427.364492                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19427.364492                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 190877.363421                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 190877.363421                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 95697.586239                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 95697.586239                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          6136519                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.962391                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          209807209                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          6137031                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            34.187086                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      12886295000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.962391                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999927                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999927                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        420833426                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       420833426                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    201561746                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      201561746                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    201561746                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       201561746                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    201561746                       # number of overall hits
-system.cpu0.icache.overall_hits::total      201561746                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      6014149                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      6014149                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      6014149                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       6014149                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      6014149                       # number of overall misses
-system.cpu0.icache.overall_misses::total      6014149                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  68585469625                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  68585469625                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  68585469625                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  68585469625                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  68585469625                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  68585469625                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    207575895                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    207575895                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    207575895                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    207575895                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    207575895                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    207575895                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.028973                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.028973                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.028973                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.028973                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.028973                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.028973                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 11404.019027                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 11404.019027                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 11404.019027                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 11404.019027                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 11404.019027                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 11404.019027                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs     10444384                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets         1542                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs           695799                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets             13                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    15.010634                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets   118.615385                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      5681079                       # number of writebacks
-system.cpu0.icache.writebacks::total          5681079                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst       332513                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total       332513                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst       332513                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total       332513                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst       332513                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total       332513                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      5681636                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      5681636                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      5681636                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      5681636                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      5681636                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      5681636                       # number of overall MSHR misses
+system.cpu0.icache.tags.tag_accesses        438728804                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       438728804                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    209807209                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      209807209                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    209807209                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       209807209                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    209807209                       # number of overall hits
+system.cpu0.icache.overall_hits::total      209807209                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      6488653                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      6488653                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      6488653                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       6488653                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      6488653                       # number of overall misses
+system.cpu0.icache.overall_misses::total      6488653                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  69596700450                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  69596700450                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  69596700450                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  69596700450                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  69596700450                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  69596700450                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    216295862                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    216295862                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    216295862                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    216295862                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    216295862                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    216295862                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.029999                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.029999                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.029999                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.029999                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.029999                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.029999                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10725.908821                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 10725.908821                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10725.908821                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 10725.908821                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10725.908821                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 10725.908821                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs     10132412                       # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets          436                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs           737599                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets              9                       # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.737020                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets    48.444444                       # average number of cycles each access was blocked
+system.cpu0.icache.writebacks::writebacks      6136519                       # number of writebacks
+system.cpu0.icache.writebacks::total          6136519                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst       351573                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total       351573                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu0.inst       351573                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total       351573                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu0.inst       351573                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total       351573                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      6137080                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      6137080                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      6137080                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      6137080                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      6137080                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      6137080                       # number of overall MSHR misses
 system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        21293                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total        21293                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        21293                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total        21293                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  61685306454                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  61685306454                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  61685306454                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  61685306454                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  61685306454                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  61685306454                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   2939780498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   2939780498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   2939780498                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   2939780498                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.027371                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.027371                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.027371                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.027371                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.027371                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.027371                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10856.962054                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10856.962054                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10856.962054                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 10856.962054                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10856.962054                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 10856.962054                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 138063.236651                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 138063.236651                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 138063.236651                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 138063.236651                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      7915167                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      7926437                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit        10130                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  62984871633                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  62984871633                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  62984871633                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  62984871633                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  62984871633                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  62984871633                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1885677498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   1885677498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   1885677498                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total   1885677498                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.028374                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.028374                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.028374                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.028374                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.028374                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.028374                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10263.003193                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10263.003193                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10263.003193                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 10263.003193                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10263.003193                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 10263.003193                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 88558.563753                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 88558.563753                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 88558.563753                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 88558.563753                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      7743703                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      7754051                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit         9277                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage      1009963                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements         2664029                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16072.729216                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs          16415073                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs         2680041                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs            6.124934                       # Average number of references to valid blocks.
-system.cpu0.l2cache.tags.warmup_cycle      3423391000                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 14987.796585                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    47.087094                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    49.541309                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher   988.304228                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.914783                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.002874                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.003024                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.060321                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.981002                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1464                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023           68                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14480                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           48                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          590                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          290                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          526                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::1            2                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           35                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3           10                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           21                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1208                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         5747                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2985                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         4461                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.089355                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.004150                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.883789                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses       394147733                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses      394147733                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       551770                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       179424                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total        731194                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks      3854487                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total      3854487                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      7627202                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      7627202                       # number of WritebackClean hits
-system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          654                       # number of UpgradeReq hits
-system.cpu0.l2cache.UpgradeReq_hits::total          654                       # number of UpgradeReq hits
-system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data            5                       # number of SCUpgradeReq hits
-system.cpu0.l2cache.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       878534                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       878534                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      5121208                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      5121208                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2880934                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total      2880934                       # number of ReadSharedReq hits
-system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       188453                       # number of InvalidateReq hits
-system.cpu0.l2cache.InvalidateReq_hits::total       188453                       # number of InvalidateReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       551770                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker       179424                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      5121208                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data      3759468                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        9611870                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       551770                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker       179424                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      5121208                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data      3759468                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       9611870                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        12055                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         8680                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total        20735                       # number of ReadReq misses
-system.cpu0.l2cache.WritebackDirty_misses::writebacks            3                       # number of WritebackDirty misses
-system.cpu0.l2cache.WritebackDirty_misses::total            3                       # number of WritebackDirty misses
+system.cpu0.l2cache.prefetcher.pfSpanPage      1008365                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements         2565485                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       15956.741738                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs          17408441                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs         2581334                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs            6.743971                       # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.warmup_cycle      2212473000                       # Cycle when the warmup percentage was hit.
+system.cpu0.l2cache.tags.occ_blocks::writebacks 14849.648482                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    36.124813                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    23.448036                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.data     0.000032                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1047.520376                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.906351                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.002205                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.001431                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.000000                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.063936                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.973922                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1203                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023           77                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14569                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          211                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          564                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          414                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           59                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           13                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1288                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4722                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         4695                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3741                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.073425                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.004700                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.889221                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses       408243228                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses      408243228                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       539952                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       183800                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total        723752                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks      3863126                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total      3863126                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      8065215                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      8065215                       # number of WritebackClean hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          386                       # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total          386                       # number of UpgradeReq hits
+system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data            6                       # number of SCUpgradeReq hits
+system.cpu0.l2cache.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       895474                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       895474                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      5563145                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      5563145                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2937118                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total      2937118                       # number of ReadSharedReq hits
+system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       202987                       # number of InvalidateReq hits
+system.cpu0.l2cache.InvalidateReq_hits::total       202987                       # number of InvalidateReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       539952                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker       183800                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      5563145                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data      3832592                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total       10119489                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       539952                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker       183800                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      5563145                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data      3832592                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total      10119489                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        10772                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         7627                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total        18399                       # number of ReadReq misses
+system.cpu0.l2cache.WritebackDirty_misses::writebacks            2                       # number of WritebackDirty misses
+system.cpu0.l2cache.WritebackDirty_misses::total            2                       # number of WritebackDirty misses
 system.cpu0.l2cache.WritebackClean_misses::writebacks            1                       # number of WritebackClean misses
 system.cpu0.l2cache.WritebackClean_misses::total            1                       # number of WritebackClean misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       264383                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total       264383                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       190766                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total       190766                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            6                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::total            6                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data       327479                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total       327479                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       560388                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total       560388                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1024494                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total      1024494                       # number of ReadSharedReq misses
-system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       598286                       # number of InvalidateReq misses
-system.cpu0.l2cache.InvalidateReq_misses::total       598286                       # number of InvalidateReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        12055                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker         8680                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst       560388                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data      1351973                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total      1933096                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        12055                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker         8680                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst       560388                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data      1351973                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total      1933096                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    639534000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    449293500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total   1088827500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   3359987500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total   3359987500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   1839849500                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   1839849500                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      5649000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      5649000                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  21332705499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total  21332705499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  22152073000                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total  22152073000                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  44214750984                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total  44214750984                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    435322500                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::total    435322500                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    639534000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    449293500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst  22152073000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data  65547456483                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total  88788356983                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    639534000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    449293500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst  22152073000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data  65547456483                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total  88788356983                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       563825                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       188104                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total       751929                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3854490                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total      3854490                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      7627203                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      7627203                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       265037                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total       265037                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       190771                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total       190771                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            6                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            6                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1206013                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total      1206013                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      5681596                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      5681596                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      3905428                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total      3905428                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       786739                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::total       786739                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       563825                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       188104                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      5681596                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data      5111441                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total     11544966                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       563825                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       188104                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      5681596                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data      5111441                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total     11544966                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.021381                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.046145                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.027576                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       260447                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total       260447                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       187318                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total       187318                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            7                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total            7                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data       288236                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total       288236                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       573862                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total       573862                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       973549                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total       973549                       # number of ReadSharedReq misses
+system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       600983                       # number of InvalidateReq misses
+system.cpu0.l2cache.InvalidateReq_misses::total       600983                       # number of InvalidateReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        10772                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker         7627                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst       573862                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data      1261785                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total      1854046                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        10772                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker         7627                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst       573862                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data      1261785                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total      1854046                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    369514500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    247873000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total    617387500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   2108131500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total   2108131500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   1419046500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   1419046500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      3609499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      3609499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  14578954500                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total  14578954500                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  20073597500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total  20073597500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  34202997471                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total  34202997471                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    348158000                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::total    348158000                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    369514500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    247873000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst  20073597500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data  48781951971                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total  69472936971                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    369514500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    247873000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst  20073597500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data  48781951971                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total  69472936971                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       550724                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       191427                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total       742151                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3863128                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total      3863128                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      8065216                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      8065216                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       260833                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total       260833                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       187324                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total       187324                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            7                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            7                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1183710                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total      1183710                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      6137007                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      6137007                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      3910667                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total      3910667                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       803970                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::total       803970                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       550724                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       191427                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      6137007                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data      5094377                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total     11973535                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       550724                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       191427                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      6137007                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data      5094377                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total     11973535                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.019560                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.039843                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.024791                       # miss rate for ReadReq accesses
 system.cpu0.l2cache.WritebackDirty_miss_rate::writebacks     0.000001                       # miss rate for WritebackDirty accesses
 system.cpu0.l2cache.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
 system.cpu0.l2cache.WritebackClean_miss_rate::writebacks     0.000000                       # miss rate for WritebackClean accesses
 system.cpu0.l2cache.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.997532                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.997532                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data     0.999974                       # miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.SCUpgradeReq_miss_rate::total     0.999974                       # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.998520                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.998520                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data     0.999968                       # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::total     0.999968                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.271539                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.271539                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.098632                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.098632                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.262326                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.262326                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.760463                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.760463                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.021381                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.046145                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.098632                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.264499                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.167441                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.021381                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.046145                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.098632                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.264499                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.167441                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 53051.347988                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 51761.923963                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 52511.574632                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 12708.788008                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 12708.788008                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  9644.535714                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  9644.535714                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data       941500                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total       941500                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 65142.209116                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 65142.209116                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 39529.884651                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 39529.884651                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 43157.647565                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 43157.647565                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   727.616057                       # average InvalidateReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   727.616057                       # average InvalidateReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 53051.347988                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 51761.923963                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 39529.884651                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 48482.814733                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 45930.650616                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 53051.347988                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 51761.923963                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 39529.884651                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 48482.814733                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 45930.650616                       # average overall miss latency
-system.cpu0.l2cache.blocked_cycles::no_mshrs          710                       # number of cycles access was blocked
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.243502                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.243502                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.093508                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.093508                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.248947                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.248947                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.747519                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.747519                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.019560                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.039843                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.093508                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.247682                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.154845                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.019560                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.039843                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.093508                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.247682                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.154845                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 34303.239881                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 32499.409991                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 33555.492146                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  8094.282138                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  8094.282138                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  7575.601384                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  7575.601384                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 515642.714286                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 515642.714286                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50579.922355                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50579.922355                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 34979.834002                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 34979.834002                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 35132.281448                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 35132.281448                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   579.314224                       # average InvalidateReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   579.314224                       # average InvalidateReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 34303.239881                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 32499.409991                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 34979.834002                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 38661.065055                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 37470.988838                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 34303.239881                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 32499.409991                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 34979.834002                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 38661.065055                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 37470.988838                       # average overall miss latency
+system.cpu0.l2cache.blocked_cycles::no_mshrs          395                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.l2cache.blocked::no_mshrs               6                       # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs               7                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu0.l2cache.avg_blocked_cycles::no_mshrs   118.333333                       # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs    56.428571                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           45316                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks      1671374                       # number of writebacks
-system.cpu0.l2cache.writebacks::total         1671374                       # number of writebacks
-system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker            3                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker           14                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data        47908                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total        47908                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            7                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            7                       # number of ReadCleanReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data         5947                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total         5947                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.InvalidateReq_mshr_hits::cpu0.data           12                       # number of InvalidateReq MSHR hits
-system.cpu0.l2cache.InvalidateReq_mshr_hits::total           12                       # number of InvalidateReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker            3                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker           14                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            7                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data        53855                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total        53879                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker            3                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker           14                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            7                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data        53855                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total        53879                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker        12052                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         8666                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total        20718                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.WritebackDirty_mshr_misses::writebacks            3                       # number of WritebackDirty MSHR misses
-system.cpu0.l2cache.WritebackDirty_mshr_misses::total            3                       # number of WritebackDirty MSHR misses
+system.cpu0.l2cache.unused_prefetches           43030                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks      1602911                       # number of writebacks
+system.cpu0.l2cache.writebacks::total         1602911                       # number of writebacks
+system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.dtb.walker            2                       # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.itb.walker           13                       # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data        13671                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total        13671                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadCleanReq_mshr_hits::total            3                       # number of ReadCleanReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data         5375                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total         5375                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.dtb.walker            2                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.itb.walker           13                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.inst            3                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data        19046                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total        19064                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.dtb.walker            2                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.itb.walker           13                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.inst            3                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data        19046                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total        19064                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker        10770                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         7614                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total        18384                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.WritebackDirty_mshr_misses::writebacks            2                       # number of WritebackDirty MSHR misses
+system.cpu0.l2cache.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
 system.cpu0.l2cache.WritebackClean_mshr_misses::writebacks            1                       # number of WritebackClean MSHR misses
 system.cpu0.l2cache.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       803197                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       803197                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       264383                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total       264383                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       190766                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       190766                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            6                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            6                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       279571                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total       279571                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       560381                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       560381                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data      1018547                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      1018547                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       598274                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::total       598274                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker        12052                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         8666                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       560381                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1298118                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total      1879217                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker        12052                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         8666                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       560381                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1298118                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       803197                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total      2682414                       # number of overall MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       773321                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       773321                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       260447                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total       260447                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       187318                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       187318                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            7                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            7                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       274565                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total       274565                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       573859                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       573859                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       968174                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       968174                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       600983                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::total       600983                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker        10770                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         7614                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       573859                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1242739                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total      1834982                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker        10770                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         7614                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       573859                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1242739                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       773321                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total      2608303                       # number of overall MSHR misses
 system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst        21293                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        19706                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        40999                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        21266                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        21266                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        32527                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        53820                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        32351                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        32351                       # number of WriteReq MSHR uncacheable
 system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst        21293                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        40972                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        62265                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    567159000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    396729500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    963888500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  57196003159                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  57196003159                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   7687713495                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   7687713495                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3687086997                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3687086997                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      5229000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      5229000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  16511973000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  16511973000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  18789663000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  18789663000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  37621826984                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  37621826984                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  42300516999                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  42300516999                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    567159000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    396729500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  18789663000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  54133799984                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total  73887351484                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    567159000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    396729500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  18789663000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  54133799984                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  57196003159                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total 131083354643                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   2780082000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   3705524000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   6485606000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   2780082000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   3705524000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   6485606000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.021375                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.046070                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.027553                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        64878                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        86171                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    304850000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    201976000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    506826000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  36226481632                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  36226481632                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   5428667497                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   5428667497                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3091853999                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3091853999                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      3183499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      3183499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  11062749000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  11062749000                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  16630399500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  16630399500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  28032243476                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  28032243476                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  21947187999                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  21947187999                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    304850000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    201976000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  16630399500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  39094992476                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total  56232217976                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    304850000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    201976000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  16630399500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  39094992476                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  36226481632                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  92458699608                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1725979000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   5947854500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   7673833500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   1725979000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   5947854500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   7673833500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.019556                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.039775                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.024771                       # mshr miss rate for ReadReq accesses
 system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
 system.cpu0.l2cache.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
 system.cpu0.l2cache.WritebackClean_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
 system.cpu0.l2cache.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.997532                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.997532                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.999974                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total     0.999974                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.998520                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.998520                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.999968                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total     0.999968                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.231814                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.231814                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.098631                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.098631                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.260803                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.260803                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.760448                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.760448                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.021375                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.046070                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.098631                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.253963                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.162774                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.021375                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.046070                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.098631                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.253963                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.231953                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.231953                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.093508                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.093508                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.247573                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.247573                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.747519                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.747519                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.019556                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.039775                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.093508                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.243943                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.153253                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.019556                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.039775                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.093508                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.243943                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.232345                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 47059.326253                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 45780.002308                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 46524.206004                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 71210.429271                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 71210.429271                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 29077.941831                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 29077.941831                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19327.799487                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19327.799487                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data       871500                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       871500                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 59061.823294                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 59061.823294                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 33530.157161                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33530.157161                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 36936.760880                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 36936.760880                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 70704.254236                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 70704.254236                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 47059.326253                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 45780.002308                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 33530.157161                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 41701.755914                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 39318.158299                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 47059.326253                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 45780.002308                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 33530.157161                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 41701.755914                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 71210.429271                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 48867.682111                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 130563.189781                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 188040.393789                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 158189.370472                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 130563.189781                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 90440.398321                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 104161.342648                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests     23859843                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests     12280153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         1945                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops      2008292                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      2007802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          490                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        875651                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp     10557046                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        21267                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        21266                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty      5532941                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      7629125                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict      2654810                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq      1033772                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFResp            5                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq       476440                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       348822                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       520615                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           53                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          117                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq      1237465                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp      1213308                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      5681636                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4942147                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq       844889                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateResp       786739                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     17086897                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     18759020                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       394013                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      1192566                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total         37432496                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    727551888                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    705113777                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1504832                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      4510600                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total        1438681097                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    7112172                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples     19795414                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.118782                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.323609                       # Request fanout histogram
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.217839                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 28305.478180                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 26526.924087                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 27568.864230                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46845.335420                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 46845.335420                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20843.655320                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20843.655320                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 16505.909731                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16505.909731                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 454785.571429                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 454785.571429                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 40291.912662                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 40291.912662                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 28979.940194                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 28979.940194                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 28953.724719                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28953.724719                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 36518.816670                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 36518.816670                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 28305.478180                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 26526.924087                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 28979.940194                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 31458.731460                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 30644.561078                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 28305.478180                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 26526.924087                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 28979.940194                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 31458.731460                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 46845.335420                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 35447.837007                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 81058.516883                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182858.994066                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 142583.305463                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 81058.516883                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 91677.525509                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 89053.550498                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests     24754475                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests     12719207                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         2136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops      1997962                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      1997498                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          464                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        885324                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp     11040535                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        32352                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        32351                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty      5471965                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      8067317                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict      2568559                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq       991385                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFResp           10                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq       475065                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       341372                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       522361                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           76                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          140                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq      1216718                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp      1192935                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      6137080                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4901216                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq       866556                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateResp       803970                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     18453192                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     18807742                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       402695                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      1170958                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total         38834587                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    785846352                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    704525389                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1531416                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      4405792                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total        1496308949                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    6903738                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples     20024554                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.116908                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.321383                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0          17444556     88.12%     88.12% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1           2350368     11.87%    100.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2               490      0.00%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0          17683990     88.31%     88.31% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1           2340100     11.69%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2               464      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total      19795414                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy   23702360441                       # Layer occupancy (ticks)
-system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    185100538                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total      20024554                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy   24612511939                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    212521499                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy   8549815301                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy   9233457820                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   8326796053                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   8324768239                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy    206206896                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy    211573883                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy    629446573                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy    620908635                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.cpu1.branchPred.lookups              144214101                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted         95658264                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect          7037471                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups           101536339                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits               63283833                       # Number of BTB hits
+system.cpu1.branchPred.lookups              127244460                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted         83927531                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect          6411720                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups            89791062                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits               55539581                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            62.326290                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS               19487906                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect            205159                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups        4571638                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits           2870819                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses         1700819                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted       415354                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            61.854242                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS               17406269                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect            177185                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        4036084                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           2495247                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses         1540837                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted       386993                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1715,89 +1692,83 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   655828                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               655828                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        14723                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3       107099                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore       315531                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples       340297                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean  2456.990511                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev 14831.918999                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-65535       337419     99.15%     99.15% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::65536-131071         1530      0.45%     99.60% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::131072-196607         1096      0.32%     99.93% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::196608-262143          124      0.04%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::262144-327679           45      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::327680-393215           65      0.02%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::393216-458751           10      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::786432-851967            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       340297                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples       353965                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 21023.430283                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 17819.927272                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 22140.509228                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-65535       349562     98.76%     98.76% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-131071         1039      0.29%     99.05% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-196607         2363      0.67%     99.72% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-262143          142      0.04%     99.76% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-327679          520      0.15%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::327680-393215          154      0.04%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-458751          109      0.03%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::458752-524287           57      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::524288-589823            7      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::589824-655359            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::655360-720895            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total       353965                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples 524755655220                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     0.627277                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::stdev     0.547876                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0-1 523184603720     99.70%     99.70% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::2-3    876126000      0.17%     99.87% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::4-5    338256000      0.06%     99.93% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::6-7    142712500      0.03%     99.96% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::8-9    110713000      0.02%     99.98% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::10-11     57399000      0.01%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::12-13     19068500      0.00%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::14-15     26227000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::16-17       540000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::18-19         6500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::20-21         1500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::22-23         1500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total 524755655220                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K       107100     87.91%     87.91% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M        14723     12.09%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total       121823                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       655828                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                   579824                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               579824                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        12232                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        93540                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore       278610                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples       301214                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean  2385.289196                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev 13264.000730                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-65535       298702     99.17%     99.17% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::65536-131071         1877      0.62%     99.79% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::131072-196607          425      0.14%     99.93% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::196608-262143          126      0.04%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::262144-327679           47      0.02%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::327680-393215           33      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       301214                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples       311038                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 20491.173104                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 17661.433181                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 17134.136599                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-65535       306887     98.67%     98.67% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-131071         3006      0.97%     99.63% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-196607          404      0.13%     99.76% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-262143          531      0.17%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-327679          109      0.04%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-393215           60      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::393216-458751           29      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::458752-524287            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::524288-589823            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total       311038                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples 427436234332                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.596252                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.559035                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0-1 426093627832     99.69%     99.69% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::2-3    733360500      0.17%     99.86% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::4-5    289523500      0.07%     99.93% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::6-7    124054000      0.03%     99.95% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::8-9    101131500      0.02%     99.98% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::10-11     55199000      0.01%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::12-13     17877500      0.00%     99.99% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::14-15     20812500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::16-17       638500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::18-19         9500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total 427436234332                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        93540     88.44%     88.44% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        12232     11.56%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total       105772                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       579824                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       655828                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       121823                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       579824                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       105772                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       121823                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       777651                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       105772                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       685596                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                   106468062                       # DTB read hits
-system.cpu1.dtb.read_misses                    473211                       # DTB read misses
-system.cpu1.dtb.write_hits                   85858726                       # DTB write hits
-system.cpu1.dtb.write_misses                   182617                       # DTB write misses
-system.cpu1.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
+system.cpu1.dtb.read_hits                    94100008                       # DTB read hits
+system.cpu1.dtb.read_misses                    416726                       # DTB read misses
+system.cpu1.dtb.write_hits                   75732153                       # DTB write hits
+system.cpu1.dtb.write_misses                   163098                       # DTB write misses
+system.cpu1.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              46091                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                   1084                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   44338                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                      492                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  7273                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_tlb_mva_asid              42813                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                   1051                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   40949                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                      397                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                  6052                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                    40937                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses               106941273                       # DTB read accesses
-system.cpu1.dtb.write_accesses               86041343                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    38110                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                94516734                       # DTB read accesses
+system.cpu1.dtb.write_accesses               75895251                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        192326788                       # DTB hits
-system.cpu1.dtb.misses                         655828                       # DTB misses
-system.cpu1.dtb.accesses                    192982616                       # DTB accesses
+system.cpu1.dtb.hits                        169832161                       # DTB hits
+system.cpu1.dtb.misses                         579824                       # DTB misses
+system.cpu1.dtb.accesses                    170411985                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1827,1148 +1798,1151 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    90500                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                90500                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2         1174                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        63013                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksSquashedBefore        10919                       # Table walks squashed before starting
-system.cpu1.itb.walker.walkWaitTime::samples        79581                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::mean  1858.653447                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::stdev 14270.720139                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0-65535        78947     99.20%     99.20% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::65536-131071          217      0.27%     99.48% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::131072-196607          367      0.46%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::196608-262143           26      0.03%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::262144-327679           15      0.02%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::327680-393215            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::393216-458751            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::524288-589823            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        79581                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        75106                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 27703.186164                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 23129.879308                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 30256.665627                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-65535        72610     96.68%     96.68% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::65536-131071          191      0.25%     96.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-196607         1968      2.62%     99.55% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::196608-262143          115      0.15%     99.70% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-327679          133      0.18%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-393215           46      0.06%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-458751           21      0.03%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-524287           16      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::524288-589823            5      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        75106                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples 438856254800                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::mean     0.887236                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::stdev     0.316700                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0    49536953716     11.29%     11.29% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::1   389273644084     88.70%     99.99% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::2       42101500      0.01%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::3        2811500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::4         744000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total 438856254800                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        63013     98.17%     98.17% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M         1174      1.83%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        64187                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                    86146                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                86146                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2          983                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        61109                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksSquashedBefore        10267                       # Table walks squashed before starting
+system.cpu1.itb.walker.walkWaitTime::samples        75879                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::mean  1365.727013                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::stdev  9905.301438                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0-32767        74992     98.83%     98.83% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::32768-65535          442      0.58%     99.41% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::65536-98303          265      0.35%     99.76% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::98304-131071          132      0.17%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::131072-163839           11      0.01%     99.95% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::163840-196607           13      0.02%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::196608-229375            6      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::229376-262143            7      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::262144-294911            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::294912-327679            4      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::327680-360447            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::393216-425983            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::491520-524287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        75879                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        72359                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 25927.458920                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 22905.536509                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 21012.178040                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-65535        70191     97.00%     97.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-131071         1833      2.53%     99.54% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-196607          132      0.18%     99.72% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-262143          128      0.18%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-327679           41      0.06%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-393215           21      0.03%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::393216-458751            5      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::458752-524287            7      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        72359                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples 388687033168                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::mean     0.860499                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::stdev     0.346749                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0    54258161808     13.96%     13.96% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::1   334394621860     86.03%     99.99% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::2       32560000      0.01%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::3        1626500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::4          63000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total 388687033168                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K        61109     98.42%     98.42% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M          983      1.58%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        62092                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        90500                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        90500                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        86146                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        86146                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        64187                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        64187                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       154687                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   226870355                       # ITB inst hits
-system.cpu1.itb.inst_misses                     90500                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        62092                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        62092                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       148238                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   200179962                       # ITB inst hits
+system.cpu1.itb.inst_misses                     86146                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              46091                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                   1084                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   32400                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              42813                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                   1051                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   29991                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                   223247                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                   205105                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               226960855                       # ITB inst accesses
-system.cpu1.itb.hits                        226870355                       # DTB hits
-system.cpu1.itb.misses                          90500                       # DTB misses
-system.cpu1.itb.accesses                    226960855                       # DTB accesses
-system.cpu1.numCycles                       812532558                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               200266108                       # ITB inst accesses
+system.cpu1.itb.hits                        200179962                       # DTB hits
+system.cpu1.itb.misses                          86146                       # DTB misses
+system.cpu1.itb.accesses                    200266108                       # DTB accesses
+system.cpu1.numCycles                       683375860                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles          91759705                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                     638580491                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                  144214101                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches          85642558                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                    676433492                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles               15215298                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.TlbCycles                   2168545                       # Number of cycles fetch has spent waiting for tlb
-system.cpu1.fetch.MiscStallCycles              336979                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.PendingTrapStallCycles      6484962                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.PendingQuiesceStallCycles       887415                       # Number of stall cycles due to pending quiesce instructions
-system.cpu1.fetch.IcacheWaitRetryStallCycles       890942                       # Number of stall cycles due to full MSHR
-system.cpu1.fetch.CacheLines                226625049                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes              1736948                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.ItlbSquashes                  29701                       # Number of outstanding ITLB misses that were squashed
-system.cpu1.fetch.rateDist::samples         786569689                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             0.951781                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            1.213726                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.icacheStallCycles          83886783                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu1.fetch.Insts                     563469851                       # Number of instructions fetch has processed
+system.cpu1.fetch.Branches                  127244460                       # Number of branches that fetch encountered
+system.cpu1.fetch.predictedBranches          75441097                       # Number of branches that fetch has predicted taken
+system.cpu1.fetch.Cycles                    564344995                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu1.fetch.SquashCycles               13807906                       # Number of cycles fetch has spent squashing
+system.cpu1.fetch.TlbCycles                   2007349                       # Number of cycles fetch has spent waiting for tlb
+system.cpu1.fetch.MiscStallCycles              258832                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu1.fetch.PendingTrapStallCycles      5872913                       # Number of stall cycles due to pending traps
+system.cpu1.fetch.PendingQuiesceStallCycles       777107                       # Number of stall cycles due to pending quiesce instructions
+system.cpu1.fetch.IcacheWaitRetryStallCycles       768148                       # Number of stall cycles due to full MSHR
+system.cpu1.fetch.CacheLines                199953853                       # Number of cache lines fetched
+system.cpu1.fetch.IcacheSquashes              1622392                       # Number of outstanding Icache misses that were squashed
+system.cpu1.fetch.ItlbSquashes                  27919                       # Number of outstanding ITLB misses that were squashed
+system.cpu1.fetch.rateDist::samples         664820080                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::mean             0.994147                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::stdev            1.223667                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0               428022323     54.42%     54.42% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1               139668800     17.76%     72.17% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                47662444      6.06%     78.23% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3               171216122     21.77%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::0               348468390     52.42%     52.42% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::1               123001690     18.50%     70.92% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::2                42123132      6.34%     77.25% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::3               151226868     22.75%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total           786569689                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.177487                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       0.785914                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles               110960591                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles            393393476                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                236254465                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles             40475350                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles               5485807                       # Number of cycles decode is squashing
-system.cpu1.decode.BranchResolved            20188292                       # Number of times decode resolved a branch
-system.cpu1.decode.BranchMispred              2163849                       # Number of times decode detected a branch misprediction
-system.cpu1.decode.DecodedInsts             661116472                       # Number of instructions handled by decode
-system.cpu1.decode.SquashedInsts             24295467                       # Number of squashed instructions handled by decode
-system.cpu1.rename.SquashCycles               5485807                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles               148680347                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles               59294510                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles     260447701                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                238523513                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles             74137811                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts             642734014                       # Number of instructions processed by rename
-system.cpu1.rename.SquashedInsts              6463851                       # Number of squashed instructions processed by rename
-system.cpu1.rename.ROBFullEvents             12050420                       # Number of times rename has blocked due to ROB full
-system.cpu1.rename.IQFullEvents                431614                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents               1024133                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.SQFullEvents              35807802                       # Number of times rename has blocked due to SQ full
-system.cpu1.rename.FullRegisterEvents           12087                       # Number of times there has been no free registers
-system.cpu1.rename.RenamedOperands          613144176                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups            993338486                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups       758389620                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups           787806                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps            551826661                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                61317509                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts          17340731                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts      15198476                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                 81471302                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads           106673767                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores           89326102                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads         10094322                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores         8631476                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                 618122262                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded           17529509                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                623787865                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued          2873824                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined       57783921                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined     37389903                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved        307135                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples    786569689                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        0.793048                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       1.056857                       # Number of insts issued each cycle
+system.cpu1.fetch.rateDist::total           664820080                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.branchRate                 0.186200                       # Number of branch fetches per cycle
+system.cpu1.fetch.rate                       0.824539                       # Number of inst fetches per cycle
+system.cpu1.decode.IdleCycles               100313259                       # Number of cycles decode is idle
+system.cpu1.decode.BlockedCycles            315334519                       # Number of cycles decode is blocked
+system.cpu1.decode.RunCycles                208757120                       # Number of cycles decode is running
+system.cpu1.decode.UnblockCycles             35486026                       # Number of cycles decode is unblocking
+system.cpu1.decode.SquashCycles               4929156                       # Number of cycles decode is squashing
+system.cpu1.decode.BranchResolved            17976704                       # Number of times decode resolved a branch
+system.cpu1.decode.BranchMispred              2012194                       # Number of times decode detected a branch misprediction
+system.cpu1.decode.DecodedInsts             582722672                       # Number of instructions handled by decode
+system.cpu1.decode.SquashedInsts             22029645                       # Number of squashed instructions handled by decode
+system.cpu1.rename.SquashCycles               4929156                       # Number of cycles rename is squashing
+system.cpu1.rename.IdleCycles               133756265                       # Number of cycles rename is idle
+system.cpu1.rename.BlockCycles               43242401                       # Number of cycles rename is blocking
+system.cpu1.rename.serializeStallCycles     214462360                       # count of cycles rename stalled for serializing inst
+system.cpu1.rename.RunCycles                210347945                       # Number of cycles rename is running
+system.cpu1.rename.UnblockCycles             58081953                       # Number of cycles rename is unblocking
+system.cpu1.rename.RenamedInsts             566482483                       # Number of instructions processed by rename
+system.cpu1.rename.SquashedInsts              5736321                       # Number of squashed instructions processed by rename
+system.cpu1.rename.ROBFullEvents              9739688                       # Number of times rename has blocked due to ROB full
+system.cpu1.rename.IQFullEvents                342221                       # Number of times rename has blocked due to IQ full
+system.cpu1.rename.LQFullEvents                843279                       # Number of times rename has blocked due to LQ full
+system.cpu1.rename.SQFullEvents              24527700                       # Number of times rename has blocked due to SQ full
+system.cpu1.rename.FullRegisterEvents           11906                       # Number of times there has been no free registers
+system.cpu1.rename.RenamedOperands          538415916                       # Number of destination operands rename has renamed
+system.cpu1.rename.RenameLookups            871757488                       # Number of register rename lookups that rename has made
+system.cpu1.rename.int_rename_lookups       668460678                       # Number of integer rename lookups
+system.cpu1.rename.fp_rename_lookups           644937                       # Number of floating rename lookups
+system.cpu1.rename.CommittedMaps            483561743                       # Number of HB maps that are committed
+system.cpu1.rename.UndoneMaps                54854172                       # Number of HB maps that are undone due to squashing
+system.cpu1.rename.serializingInsts          15093428                       # count of serializing insts renamed
+system.cpu1.rename.tempSerializingInsts      13190698                       # count of temporary serializing insts renamed
+system.cpu1.rename.skidInsts                 71341154                       # count of insts added to the skid buffer
+system.cpu1.memDep0.insertedLoads            94469141                       # Number of loads inserted to the mem dependence unit.
+system.cpu1.memDep0.insertedStores           78816060                       # Number of stores inserted to the mem dependence unit.
+system.cpu1.memDep0.conflictingLoads          9208116                       # Number of conflicting loads.
+system.cpu1.memDep0.conflictingStores         7878049                       # Number of conflicting stores.
+system.cpu1.iq.iqInstsAdded                 544809829                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu1.iq.iqNonSpecInstsAdded           15364466                       # Number of non-speculative instructions added to the IQ
+system.cpu1.iq.iqInstsIssued                549398452                       # Number of instructions issued
+system.cpu1.iq.iqSquashedInstsIssued          2550658                       # Number of squashed instructions issued
+system.cpu1.iq.iqSquashedInstsExamined       51789954                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu1.iq.iqSquashedOperandsExamined     33366441                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu1.iq.iqSquashedNonSpecRemoved        282362                       # Number of squashed non-spec instructions that were removed
+system.cpu1.iq.issued_per_cycle::samples    664820080                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::mean        0.826387                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::stdev       1.065764                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0          444068370     56.46%     56.46% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1          146437024     18.62%     75.07% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2          119059525     15.14%     90.21% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3           68792645      8.75%     98.96% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4            8206769      1.04%    100.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5               5356      0.00%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::0          363096071     54.62%     54.62% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::1          129026402     19.41%     74.02% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::2          104942160     15.79%     89.81% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::3           60539163      9.11%     98.91% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::4            7211179      1.08%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::5               5105      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total      786569689                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::total      664820080                       # Number of insts issued each cycle
 system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu               62505184     44.18%     44.18% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                 68578      0.05%     44.23% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                  15954      0.01%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc              29      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     44.24% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead              38525280     27.23%     71.47% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite             40370294     28.53%    100.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntAlu               54936992     44.00%     44.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntMult                 69872      0.06%     44.05% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntDiv                   6570      0.01%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatMult                   0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMult                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShift                   0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMisc              17      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     44.06% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemRead              34367116     27.52%     71.58% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemWrite             35481157     28.42%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.FU_type_0::No_OpClass               56      0.00%      0.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu            425111535     68.15%     68.15% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult             1458161      0.23%     68.38% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                82493      0.01%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd                  4      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                1      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   1      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.40% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc         80022      0.01%     68.41% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.41% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.41% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.41% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead           109884961     17.62%     86.03% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite           87170631     13.97%    100.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntAlu            373883416     68.05%     68.05% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntMult             1335155      0.24%     68.30% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntDiv                74884      0.01%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatAdd                 11      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.31% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMisc         48854      0.01%     68.32% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.32% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.32% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.32% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemRead            97153433     17.68%     86.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemWrite           76902643     14.00%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total             623787865                       # Type of FU issued
-system.cpu1.iq.rate                          0.767708                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                  141485319                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.226816                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads        2177185436                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes        693073885                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses    605244442                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads            1319124                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes            525529                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses       491804                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses             764456486                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                 816642                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads         2875534                       # Number of loads that had data forwarded from stores
+system.cpu1.iq.FU_type_0::total             549398452                       # Type of FU issued
+system.cpu1.iq.rate                          0.803948                       # Inst issue rate
+system.cpu1.iq.fu_busy_cnt                  124861724                       # FU busy when requested
+system.cpu1.iq.fu_busy_rate                  0.227270                       # FU busy rate (busy events/executed inst)
+system.cpu1.iq.int_inst_queue_reads        1889962970                       # Number of integer instruction queue reads
+system.cpu1.iq.int_inst_queue_writes        611689245                       # Number of integer instruction queue writes
+system.cpu1.iq.int_inst_queue_wakeup_accesses    533047508                       # Number of integer instruction queue wakeup accesses
+system.cpu1.iq.fp_inst_queue_reads            1066396                       # Number of floating instruction queue reads
+system.cpu1.iq.fp_inst_queue_writes            424008                       # Number of floating instruction queue writes
+system.cpu1.iq.fp_inst_queue_wakeup_accesses       393622                       # Number of floating instruction queue wakeup accesses
+system.cpu1.iq.int_alu_accesses             673596915                       # Number of integer alu accesses
+system.cpu1.iq.fp_alu_accesses                 663205                       # Number of floating point alu accesses
+system.cpu1.iew.lsq.thread0.forwLoads         2524444                       # Number of loads that had data forwarded from stores
 system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads     13536096                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses        19732                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation       165171                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores      5907805                       # Number of stores squashed
+system.cpu1.iew.lsq.thread0.squashedLoads     12144847                       # Number of loads squashed
+system.cpu1.iew.lsq.thread0.ignoredResponses        16403                       # Number of memory responses ignored because the instruction is squashed
+system.cpu1.iew.lsq.thread0.memOrderViolation       149896                       # Number of memory ordering violations
+system.cpu1.iew.lsq.thread0.squashedStores      5262071                       # Number of stores squashed
 system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads      2920913                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked      4601873                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu1.iew.lsq.thread0.rescheduledLoads      2572719                       # Number of loads that were rescheduled
+system.cpu1.iew.lsq.thread0.cacheBlocked      4009144                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles               5485807                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles                8833718                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles              2787810                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts          635796262                       # Number of instructions dispatched to IQ
+system.cpu1.iew.iewSquashCycles               4929156                       # Number of cycles IEW is squashing
+system.cpu1.iew.iewBlockCycles                7182655                       # Number of cycles IEW is blocking
+system.cpu1.iew.iewUnblockCycles              1646879                       # Number of cycles IEW is unblocking
+system.cpu1.iew.iewDispatchedInsts          560304926                       # Number of instructions dispatched to IQ
 system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts            106673767                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts            89326102                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts          14923932                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                 69191                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents              2639688                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents        165171                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect       2071854                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect      3210854                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts             5282708                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts            615332242                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts            106464546                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts          7808914                       # Number of squashed instructions skipped in execute
+system.cpu1.iew.iewDispLoadInsts             94469141                       # Number of dispatched load instructions
+system.cpu1.iew.iewDispStoreInsts            78816060                       # Number of dispatched store instructions
+system.cpu1.iew.iewDispNonSpecInsts          12974148                       # Number of dispatched non-speculative instructions
+system.cpu1.iew.iewIQFullEvents                 56258                       # Number of times the IQ has become full, causing a stall
+system.cpu1.iew.iewLSQFullEvents              1524659                       # Number of times the LSQ has become full, causing a stall
+system.cpu1.iew.memOrderViolationEvents        149896                       # Number of memory order violations
+system.cpu1.iew.predictedTakenIncorrect       1843431                       # Number of branches that were predicted taken incorrectly
+system.cpu1.iew.predictedNotTakenIncorrect      2924818                       # Number of branches that were predicted not taken incorrectly
+system.cpu1.iew.branchMispredicts             4768249                       # Number of branch mispredicts detected at execute
+system.cpu1.iew.iewExecutedInsts            541845400                       # Number of executed instructions
+system.cpu1.iew.iewExecLoadInsts             94094962                       # Number of load instructions executed
+system.cpu1.iew.iewExecSquashedInsts          6980663                       # Number of squashed instructions skipped in execute
 system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                       144491                       # number of nop insts executed
-system.cpu1.iew.exec_refs                   192321367                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches               115394599                       # Number of branches executed
-system.cpu1.iew.exec_stores                  85856821                       # Number of stores executed
-system.cpu1.iew.exec_rate                    0.757302                       # Inst execution rate
-system.cpu1.iew.wb_sent                     606557665                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                    605736246                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                294174085                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                482464820                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      0.745492                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.609732                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts       50535620                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls       17222374                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts          4915629                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples    776983088                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     0.743733                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     1.546908                       # Number of insts commited each cycle
+system.cpu1.iew.exec_nop                       130631                       # number of nop insts executed
+system.cpu1.iew.exec_refs                   169824676                       # number of memory reference insts executed
+system.cpu1.iew.exec_branches               101510793                       # Number of branches executed
+system.cpu1.iew.exec_stores                  75729714                       # Number of stores executed
+system.cpu1.iew.exec_rate                    0.792895                       # Inst execution rate
+system.cpu1.iew.wb_sent                     534152020                       # cumulative count of insts sent to commit
+system.cpu1.iew.wb_count                    533441130                       # cumulative count of insts written-back
+system.cpu1.iew.wb_producers                258912640                       # num instructions producing a value
+system.cpu1.iew.wb_consumers                423656459                       # num instructions consuming a value
+system.cpu1.iew.wb_rate                      0.780597                       # insts written-back per cycle
+system.cpu1.iew.wb_fanout                    0.611138                       # average fanout of values written-back
+system.cpu1.commit.commitSquashedInsts       45293147                       # The number of squashed insts skipped by commit
+system.cpu1.commit.commitNonSpecStalls       15082103                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu1.commit.branchMispredicts          4436923                       # The number of times a branch was mispredicted
+system.cpu1.commit.committed_per_cycle::samples    656213363                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::mean     0.774724                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::stdev     1.573400                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0    522401316     67.23%     67.23% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1    133381083     17.17%     84.40% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2     55837578      7.19%     91.59% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3     18787317      2.42%     94.01% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4     13118953      1.69%     95.69% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5      9117290      1.17%     96.87% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6      6295998      0.81%     97.68% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7      3737021      0.48%     98.16% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8     14306532      1.84%    100.00% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::0    432598016     65.92%     65.92% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::1    117091486     17.84%     83.77% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::2     49126445      7.49%     91.25% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::3     16229930      2.47%     93.73% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::4     11628277      1.77%     95.50% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::5      8033144      1.22%     96.72% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::6      5546832      0.85%     97.57% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::7      3283510      0.50%     98.07% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::8     12675723      1.93%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total    776983088                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts           491216523                       # Number of instructions committed
-system.cpu1.commit.committedOps             577867843                       # Number of ops (including micro ops) committed
+system.cpu1.commit.committed_per_cycle::total    656213363                       # Number of insts commited each cycle
+system.cpu1.commit.committedInsts           431870837                       # Number of instructions committed
+system.cpu1.commit.committedOps             508384340                       # Number of ops (including micro ops) committed
 system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                     176555967                       # Number of memory references committed
-system.cpu1.commit.loads                     93137670                       # Number of loads committed
-system.cpu1.commit.membars                    4128399                       # Number of memory barriers committed
-system.cpu1.commit.branches                 109594417                       # Number of branches committed
-system.cpu1.commit.fp_insts                    483207                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                530271703                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls            14440728                       # Number of function calls committed.
+system.cpu1.commit.refs                     155878283                       # Number of memory references committed
+system.cpu1.commit.loads                     82324294                       # Number of loads committed
+system.cpu1.commit.membars                    3722309                       # Number of memory barriers committed
+system.cpu1.commit.branches                  96290107                       # Number of branches committed
+system.cpu1.commit.fp_insts                    384716                       # Number of committed floating point instructions.
+system.cpu1.commit.int_insts                467163355                       # Number of committed integer instructions.
+system.cpu1.commit.function_calls            12903273                       # Number of function calls committed.
 system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu       399975864     69.22%     69.22% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult        1198206      0.21%     69.42% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv           65313      0.01%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc        72493      0.01%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead       93137670     16.12%     85.56% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite      83418297     14.44%    100.00% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntAlu       351312000     69.10%     69.10% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntMult        1092238      0.21%     69.32% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntDiv           59391      0.01%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.33% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMisc        42428      0.01%     69.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.34% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemRead       82324294     16.19%     85.53% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemWrite      73553989     14.47%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total        577867843                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events             14306532                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                  1386603636                       # The number of ROB reads
-system.cpu1.rob.rob_writes                 1266352729                       # The number of ROB writes
-system.cpu1.timesIdled                        1031751                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                       25962869                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                 94124971438                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                  491216523                       # Number of Instructions Simulated
-system.cpu1.committedOps                    577867843                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              1.654123                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        1.654123                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              0.604550                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        0.604550                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads               726234004                       # number of integer regfile reads
-system.cpu1.int_regfile_writes              431188126                       # number of integer regfile writes
-system.cpu1.fp_regfile_reads                   774766                       # number of floating regfile reads
-system.cpu1.fp_regfile_writes                  462404                       # number of floating regfile writes
-system.cpu1.cc_regfile_reads                133303662                       # number of cc regfile reads
-system.cpu1.cc_regfile_writes               133988748                       # number of cc regfile writes
-system.cpu1.misc_regfile_reads             1377831690                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes              17262707                       # number of misc regfile writes
-system.cpu1.dcache.tags.replacements          6040824                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          459.378668                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs          164299100                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs          6041336                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            27.195822                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle     8482617709500                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   459.378668                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.897224                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.897224                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          401                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses        366496301                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses       366496301                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data     86507946                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total       86507946                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data     72726229                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total      72726229                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data       199332                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total       199332                       # number of SoftPFReq hits
-system.cpu1.dcache.WriteLineReq_hits::cpu1.data       142639                       # number of WriteLineReq hits
-system.cpu1.dcache.WriteLineReq_hits::total       142639                       # number of WriteLineReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1934214                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total      1934214                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1984655                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total      1984655                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data    159376814                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total       159376814                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data    159576146                       # number of overall hits
-system.cpu1.dcache.overall_hits::total      159576146                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data      7084890                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total      7084890                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data      7887926                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total      7887926                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data       742812                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total       742812                       # number of SoftPFReq misses
-system.cpu1.dcache.WriteLineReq_misses::cpu1.data       468512                       # number of WriteLineReq misses
-system.cpu1.dcache.WriteLineReq_misses::total       468512                       # number of WriteLineReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       301623                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total       301623                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data       202162                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total       202162                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data     15441328                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total      15441328                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data     16184140                       # number of overall misses
-system.cpu1.dcache.overall_misses::total     16184140                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 122386342500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total 122386342500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 173974758337                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total 173974758337                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  20327422974                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::total  20327422974                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   5004935500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total   5004935500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   5709587500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total   5709587500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3496000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3496000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data 316688523811                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total 316688523811                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data 316688523811                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total 316688523811                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data     93592836                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total     93592836                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data     80614155                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total     80614155                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       942144                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total       942144                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       611151                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::total       611151                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      2235837                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total      2235837                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      2186817                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total      2186817                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data    174818142                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total    174818142                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data    175760286                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total    175760286                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.075699                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.075699                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.097848                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.097848                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.788427                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.788427                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.766606                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::total     0.766606                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.134904                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134904                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.092446                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.092446                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.088328                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.088328                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.092081                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.092081                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17274.275606                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 17274.275606                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22055.830435                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 22055.830435                       # average WriteReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 43387.198138                       # average WriteLineReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 43387.198138                       # average WriteLineReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16593.348319                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16593.348319                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 28242.634620                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28242.634620                       # average StoreCondReq miss latency
+system.cpu1.commit.op_class_0::total        508384340                       # Class of committed instruction
+system.cpu1.commit.bw_lim_events             12675723                       # number cycles where commit BW limit reached
+system.cpu1.rob.rob_reads                  1193390155                       # The number of ROB reads
+system.cpu1.rob.rob_writes                 1115923607                       # The number of ROB writes
+system.cpu1.timesIdled                         934929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu1.idleCycles                       18555780                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles                 94085254498                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.committedInsts                  431870837                       # Number of Instructions Simulated
+system.cpu1.committedOps                    508384340                       # Number of Ops (including micro ops) Simulated
+system.cpu1.cpi                              1.582362                       # CPI: Cycles Per Instruction
+system.cpu1.cpi_total                        1.582362                       # CPI: Total CPI of All Threads
+system.cpu1.ipc                              0.631967                       # IPC: Instructions Per Cycle
+system.cpu1.ipc_total                        0.631967                       # IPC: Total IPC of All Threads
+system.cpu1.int_regfile_reads               639570382                       # number of integer regfile reads
+system.cpu1.int_regfile_writes              380109427                       # number of integer regfile writes
+system.cpu1.fp_regfile_reads                   631427                       # number of floating regfile reads
+system.cpu1.fp_regfile_writes                  338972                       # number of floating regfile writes
+system.cpu1.cc_regfile_reads                115255782                       # number of cc regfile reads
+system.cpu1.cc_regfile_writes               115917819                       # number of cc regfile writes
+system.cpu1.misc_regfile_reads             1185795918                       # number of misc regfile reads
+system.cpu1.misc_regfile_writes              15045931                       # number of misc regfile writes
+system.cpu1.dcache.tags.replacements          5420466                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          437.277482                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs          144971712                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs          5420977                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            26.742728                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle     8477404255000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   437.277482                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.854058                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.854058                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses        323922794                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses       323922794                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     76466425                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       76466425                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data     64110613                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total      64110613                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data       170428                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total       170428                       # number of SoftPFReq hits
+system.cpu1.dcache.WriteLineReq_hits::cpu1.data        51164                       # number of WriteLineReq hits
+system.cpu1.dcache.WriteLineReq_hits::total        51164                       # number of WriteLineReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1700918                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total      1700918                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1741756                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total      1741756                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data    140628202                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total       140628202                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data    140798630                       # number of overall hits
+system.cpu1.dcache.overall_hits::total      140798630                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data      6372316                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total      6372316                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data      7014697                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total      7014697                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data       658076                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total       658076                       # number of SoftPFReq misses
+system.cpu1.dcache.WriteLineReq_misses::cpu1.data       445973                       # number of WriteLineReq misses
+system.cpu1.dcache.WriteLineReq_misses::total       445973                       # number of WriteLineReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       278553                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total       278553                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data       193453                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total       193453                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data     13832986                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total      13832986                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data     14491062                       # number of overall misses
+system.cpu1.dcache.overall_misses::total     14491062                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  93736923500                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total  93736923500                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 131113304741                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total 131113304741                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  11858807099                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::total  11858807099                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   4107251000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total   4107251000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   4806521000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total   4806521000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3714500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3714500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data 236709035340                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total 236709035340                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data 236709035340                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total 236709035340                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     82838741                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     82838741                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data     71125310                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total     71125310                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       828504                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total       828504                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       497137                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::total       497137                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1979471                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total      1979471                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1935209                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total      1935209                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data    154461188                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total    154461188                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data    155289692                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total    155289692                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.076924                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.076924                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.098624                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.098624                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.794294                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.794294                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.897083                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::total     0.897083                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.140721                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.140721                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.099965                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.099965                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.089556                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.089556                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.093316                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.093316                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14710.024346                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 14710.024346                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18691.228536                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 18691.228536                       # average WriteReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 26590.863346                       # average WriteLineReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 26590.863346                       # average WriteLineReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14744.953384                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14744.953384                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24845.936739                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24845.936739                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20509.150755                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 20509.150755                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 19567.831458                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 19567.831458                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs      5568492                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets     28779495                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs           387755                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets         802381                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs    14.360852                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets    35.867618                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks      6040976                       # number of writebacks
-system.cpu1.dcache.writebacks::total          6040976                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      3573916                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total      3573916                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data      6375716                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total      6375716                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data         3475                       # number of WriteLineReq MSHR hits
-system.cpu1.dcache.WriteLineReq_mshr_hits::total         3475                       # number of WriteLineReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       153685                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total       153685                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data      9953107                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total      9953107                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data      9953107                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total      9953107                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      3510974                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total      3510974                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1512210                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total      1512210                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       742708                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total       742708                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       465037                       # number of WriteLineReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::total       465037                       # number of WriteLineReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       147938                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total       147938                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       202156                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total       202156                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data      5488221                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total      5488221                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data      6230929                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total      6230929                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data        18701                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total        18701                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data        17029                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total        17029                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        35730                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total        35730                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  55262810500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total  55262810500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  37074565990                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total  37074565990                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  18477747500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  18477747500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  19695654974                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total  19695654974                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   2170800500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2170800500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   5507478500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   5507478500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3449000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3449000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 112033031464                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total 112033031464                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 130510778964                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total 130510778964                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3038329000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   3038329000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   3038329000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total   3038329000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.037513                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037513                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018759                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018759                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.788317                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.788317                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.760920                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.760920                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.066167                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.066167                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.092443                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.092443                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031394                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.031394                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035451                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035451                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15740.022712                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15740.022712                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 24516.810489                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24516.810489                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 24878.885780                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 24878.885780                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 42352.877242                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 42352.877242                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14673.718044                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14673.718044                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 27243.705356                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 27243.705356                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17111.926184                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 17111.926184                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16334.830072                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 16334.830072                       # average overall miss latency
+system.cpu1.dcache.blocked_cycles::no_mshrs      3137293                       # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets     21285332                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs           376632                       # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets         706469                       # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs     8.329863                       # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets    30.129180                       # average number of cycles each access was blocked
+system.cpu1.dcache.writebacks::writebacks      5420571                       # number of writebacks
+system.cpu1.dcache.writebacks::total          5420571                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      3225514                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total      3225514                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data      5658563                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total      5658563                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteLineReq_mshr_hits::cpu1.data         3397                       # number of WriteLineReq MSHR hits
+system.cpu1.dcache.WriteLineReq_mshr_hits::total         3397                       # number of WriteLineReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data       142581                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total       142581                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data      8887474                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total      8887474                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data      8887474                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total      8887474                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      3146802                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total      3146802                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1356134                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total      1356134                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       657988                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total       657988                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       442576                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::total       442576                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       135972                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total       135972                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       193443                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total       193443                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data      4945512                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total      4945512                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data      5603500                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total      5603500                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         6118                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total         6118                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         6183                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total         6183                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        12301                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total        12301                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  43613350000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total  43613350000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  26794309953                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total  26794309953                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  14059014500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  14059014500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  11316204599                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total  11316204599                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1866790500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1866790500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   4613147000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4613147000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3645500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3645500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  81723864552                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total  81723864552                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  95782879052                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total  95782879052                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    749898500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    749898500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    749898500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total    749898500                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.037987                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037987                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.019067                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.019067                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.794188                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.794188                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.890250                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.890250                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.068691                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.068691                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.099960                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.099960                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.032018                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.032018                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.036084                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.036084                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13859.578709                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13859.578709                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19757.863126                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19757.863126                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 21366.673100                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 21366.673100                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 25568.952223                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 25568.952223                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13729.227341                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13729.227341                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23847.577839                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23847.577839                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20413.360079                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20413.360079                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20945.637314                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20945.637314                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 162468.798460                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 162468.798460                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 85035.796250                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 85035.796250                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements          6229961                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          501.669710                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs          220025292                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs          6230473                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            35.314380                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     8522353535000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   501.669710                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.979824                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.979824                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16524.854161                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16524.854161                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17093.402169                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17093.402169                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 122572.491010                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 122572.491010                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 60962.401431                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 60962.401431                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements          5742782                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          501.536552                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs          193871102                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs          5743294                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            33.756082                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle     8517126060000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   501.536552                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.979564                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.979564                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses        459465626                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses       459465626                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst    220025292                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total      220025292                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst    220025292                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total       220025292                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst    220025292                       # number of overall hits
-system.cpu1.icache.overall_hits::total      220025292                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst      6592262                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total      6592262                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst      6592262                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total       6592262                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst      6592262                       # number of overall misses
-system.cpu1.icache.overall_misses::total      6592262                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  74756974451                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total  74756974451                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst  74756974451                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total  74756974451                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst  74756974451                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total  74756974451                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst    226617554                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total    226617554                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst    226617554                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total    226617554                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst    226617554                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total    226617554                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.029090                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.029090                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.029090                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.029090                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.029090                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.029090                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 11340.109730                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 11340.109730                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 11340.109730                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 11340.109730                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 11340.109730                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 11340.109730                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs     11528745                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets          835                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs           773545                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              6                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs    14.903781                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets   139.166667                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks      6229961                       # number of writebacks
-system.cpu1.icache.writebacks::total          6229961                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst       361744                       # number of ReadReq MSHR hits
-system.cpu1.icache.ReadReq_mshr_hits::total       361744                       # number of ReadReq MSHR hits
-system.cpu1.icache.demand_mshr_hits::cpu1.inst       361744                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_hits::total       361744                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.overall_mshr_hits::cpu1.inst       361744                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_hits::total       361744                       # number of overall MSHR hits
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      6230518                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total      6230518                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst      6230518                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total      6230518                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst      6230518                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total      6230518                       # number of overall MSHR misses
+system.cpu1.icache.tags.tag_accesses        405638078                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses       405638078                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst    193871102                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total      193871102                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst    193871102                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total       193871102                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst    193871102                       # number of overall hits
+system.cpu1.icache.overall_hits::total      193871102                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst      6076268                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total      6076268                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst      6076268                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total       6076268                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst      6076268                       # number of overall misses
+system.cpu1.icache.overall_misses::total      6076268                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  64119298557                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total  64119298557                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst  64119298557                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total  64119298557                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst  64119298557                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total  64119298557                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst    199947370                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total    199947370                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst    199947370                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total    199947370                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst    199947370                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total    199947370                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.030389                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.030389                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.030389                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.030389                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.030389                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.030389                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10552.414501                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 10552.414501                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10552.414501                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 10552.414501                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10552.414501                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 10552.414501                       # average overall miss latency
+system.cpu1.icache.blocked_cycles::no_mshrs      9320412                       # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs           713481                       # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets              3                       # number of cycles access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.063294                       # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets    70.666667                       # average number of cycles each access was blocked
+system.cpu1.icache.writebacks::writebacks      5742782                       # number of writebacks
+system.cpu1.icache.writebacks::total          5742782                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst       332930                       # number of ReadReq MSHR hits
+system.cpu1.icache.ReadReq_mshr_hits::total       332930                       # number of ReadReq MSHR hits
+system.cpu1.icache.demand_mshr_hits::cpu1.inst       332930                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.demand_mshr_hits::total       332930                       # number of demand (read+write) MSHR hits
+system.cpu1.icache.overall_mshr_hits::cpu1.inst       332930                       # number of overall MSHR hits
+system.cpu1.icache.overall_mshr_hits::total       332930                       # number of overall MSHR hits
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      5743338                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total      5743338                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst      5743338                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total      5743338                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst      5743338                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total      5743338                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst           67                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total           67                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst           67                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total           67                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  67349232950                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total  67349232950                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  67349232950                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total  67349232950                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  67349232950                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total  67349232950                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8957498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      8957498                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      8957498                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total      8957498                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.027494                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.027494                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.027494                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.027494                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.027494                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.027494                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10809.572005                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10809.572005                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10809.572005                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 10809.572005                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10809.572005                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 10809.572005                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst       133694                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total       133694                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst       133694                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total       133694                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued      8304723                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified      8311187                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit         5839                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  58166889552                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total  58166889552                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  58166889552                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total  58166889552                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  58166889552                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total  58166889552                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst      6789498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total      6789498                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst      6789498                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total      6789498                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.028724                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.028724                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.028724                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.028724                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.028724                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.028724                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10127.714850                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10127.714850                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10127.714850                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 10127.714850                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10127.714850                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 10127.714850                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 101335.791045                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 101335.791045                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 101335.791045                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 101335.791045                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued      7416585                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified      7422175                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit         5069                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage      1024317                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements         2528309                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       13413.609149                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs          18251408                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs         2544361                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs            7.173278                       # Average number of references to valid blocks.
-system.cpu1.l2cache.tags.warmup_cycle    9891515003500                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 12660.361458                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    61.649049                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    73.939309                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.data     0.000012                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   617.659322                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.772727                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003763                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.004513                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.000000                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.037699                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.818702                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1288                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           59                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14705                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2          259                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          581                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          431                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           38                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           17                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1409                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         5268                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         4214                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         3711                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.078613                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.003601                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.897522                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses       421641447                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses      421641447                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       670573                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       201040                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total        871613                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks      3790012                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total      3790012                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks      8479233                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total      8479233                       # number of WritebackClean hits
-system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          992                       # number of UpgradeReq hits
-system.cpu1.l2cache.UpgradeReq_hits::total          992                       # number of UpgradeReq hits
-system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data            7                       # number of SCUpgradeReq hits
-system.cpu1.l2cache.SCUpgradeReq_hits::total            7                       # number of SCUpgradeReq hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data       953658                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total       953658                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      5605859                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total      5605859                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      3317239                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total      3317239                       # number of ReadSharedReq hits
-system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       173754                       # number of InvalidateReq hits
-system.cpu1.l2cache.InvalidateReq_hits::total       173754                       # number of InvalidateReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       670573                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker       201040                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst      5605859                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data      4270897                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total       10748369                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       670573                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker       201040                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst      5605859                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data      4270897                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total      10748369                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        13735                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker        10344                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total        24079                       # number of ReadReq misses
-system.cpu1.l2cache.WritebackDirty_misses::writebacks            1                       # number of WritebackDirty misses
-system.cpu1.l2cache.WritebackDirty_misses::total            1                       # number of WritebackDirty misses
+system.cpu1.l2cache.prefetcher.pfSpanPage       930081                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements         2216875                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       13443.573819                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs          16807540                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs         2232789                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs            7.527599                       # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle    9871196159000                       # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 12560.451650                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    62.875087                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    63.205555                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   757.041527                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.766629                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003838                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.003858                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.046206                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.820531                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1320                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           67                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14527                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::0           25                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::1           72                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2          117                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          681                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          425                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           44                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           13                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1030                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         5623                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         4561                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         3143                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.080566                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004089                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.886658                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses       383680582                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses      383680582                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       591753                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       193382                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total        785135                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks      3353025                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total      3353025                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks      7809020                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total      7809020                       # number of WritebackClean hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          779                       # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total          779                       # number of UpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data       872441                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total       872441                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      5195235                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total      5195235                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      2967964                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total      2967964                       # number of ReadSharedReq hits
+system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       177430                       # number of InvalidateReq hits
+system.cpu1.l2cache.InvalidateReq_hits::total       177430                       # number of InvalidateReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       591753                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker       193382                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst      5195235                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data      3840405                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total        9820775                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       591753                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker       193382                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst      5195235                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data      3840405                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total       9820775                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        13125                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         9784                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total        22909                       # number of ReadReq misses
+system.cpu1.l2cache.WritebackDirty_misses::writebacks            2                       # number of WritebackDirty misses
+system.cpu1.l2cache.WritebackDirty_misses::total            2                       # number of WritebackDirty misses
 system.cpu1.l2cache.WritebackClean_misses::writebacks            1                       # number of WritebackClean misses
 system.cpu1.l2cache.WritebackClean_misses::total            1                       # number of WritebackClean misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       250358                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total       250358                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       202146                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total       202146                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            3                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::total            3                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data       315483                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total       315483                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       624615                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total       624615                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data      1080990                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total      1080990                       # number of ReadSharedReq misses
-system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       289367                       # number of InvalidateReq misses
-system.cpu1.l2cache.InvalidateReq_misses::total       289367                       # number of InvalidateReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        13735                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker        10344                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst       624615                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data      1396473                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total      2045167                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        13735                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker        10344                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst       624615                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data      1396473                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total      2045167                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    769352500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    652492500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total   1421845000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   3726618500                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total   3726618500                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   2054743500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   2054743500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      3377498                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      3377498                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  18580326500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total  18580326500                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  24049432000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total  24049432000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  47157033477                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total  47157033477                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    475628500                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::total    475628500                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    769352500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    652492500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst  24049432000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data  65737359977                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total  91208636977                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    769352500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    652492500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst  24049432000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data  65737359977                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total  91208636977                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       684308                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       211384                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total       895692                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3790013                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total      3790013                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks      8479234                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total      8479234                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       251350                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total       251350                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       202153                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total       202153                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            3                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            3                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1269141                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total      1269141                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      6230474                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total      6230474                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      4398229                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total      4398229                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       463121                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::total       463121                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       684308                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       211384                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst      6230474                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data      5667370                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total     12793536                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       684308                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       211384                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst      6230474                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data      5667370                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total     12793536                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.020071                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.048935                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.026883                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.WritebackDirty_miss_rate::writebacks     0.000000                       # miss rate for WritebackDirty accesses
-system.cpu1.l2cache.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       227942                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total       227942                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       193439                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total       193439                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data       262152                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total       262152                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       548077                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total       548077                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       970504                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total       970504                       # number of ReadSharedReq misses
+system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       263582                       # number of InvalidateReq misses
+system.cpu1.l2cache.InvalidateReq_misses::total       263582                       # number of InvalidateReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        13125                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker         9784                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst       548077                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data      1232656                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total      1803642                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        13125                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker         9784                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst       548077                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data      1232656                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total      1803642                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    561719500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    455404000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total   1017123500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   1976830000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total   1976830000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   1436047000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   1436047000                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      3542000                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      3542000                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  12377259499                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total  12377259499                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  18066070500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total  18066070500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  33827571986                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total  33827571986                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    317775500                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::total    317775500                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    561719500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    455404000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst  18066070500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data  46204831485                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total  65288025485                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    561719500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    455404000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst  18066070500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data  46204831485                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total  65288025485                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       604878                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       203166                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total       808044                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3353027                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total      3353027                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks      7809021                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total      7809021                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       228721                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total       228721                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       193439                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total       193439                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1134593                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total      1134593                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      5743312                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total      5743312                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      3938468                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total      3938468                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       441012                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::total       441012                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       604878                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       203166                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst      5743312                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data      5073061                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total     11624417                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       604878                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       203166                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst      5743312                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data      5073061                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total     11624417                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.021699                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.048158                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.028351                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.WritebackDirty_miss_rate::writebacks     0.000001                       # miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
 system.cpu1.l2cache.WritebackClean_miss_rate::writebacks     0.000000                       # miss rate for WritebackClean accesses
 system.cpu1.l2cache.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.996053                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.996053                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data     0.999965                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_miss_rate::total     0.999965                       # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.996594                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.996594                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.248580                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.248580                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.100252                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.100252                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.245778                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.245778                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.624819                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.624819                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.020071                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.048935                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.100252                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.246406                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.159859                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.020071                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.048935                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.100252                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.246406                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.159859                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 56014.015289                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 63079.321346                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 59049.171477                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 14885.158453                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 14885.158453                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 10164.650797                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 10164.650797                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 1125832.666667                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 1125832.666667                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 58894.858043                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 58894.858043                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 38502.808930                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 38502.808930                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 43623.931282                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 43623.931282                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  1643.686046                       # average InvalidateReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  1643.686046                       # average InvalidateReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 56014.015289                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 63079.321346                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 38502.808930                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 47073.849603                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 44597.158558                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 56014.015289                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 63079.321346                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 38502.808930                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 47073.849603                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 44597.158558                       # average overall miss latency
-system.cpu1.l2cache.blocked_cycles::no_mshrs         1476                       # number of cycles access was blocked
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.231054                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.231054                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.095429                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.095429                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.246417                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.246417                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.597675                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.597675                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.021699                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.048158                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.095429                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.242981                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.155160                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.021699                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.048158                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.095429                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.242981                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.155160                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 42797.676190                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 46545.789043                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 44398.424200                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  8672.513183                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  8672.513183                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  7423.771835                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  7423.771835                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data       885500                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total       885500                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 47214.057108                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 47214.057108                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 32962.650321                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 32962.650321                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 34855.674975                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 34855.674975                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  1205.603949                       # average InvalidateReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  1205.603949                       # average InvalidateReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 42797.676190                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 46545.789043                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 32962.650321                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 37483.962667                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 36197.884882                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 42797.676190                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 46545.789043                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 32962.650321                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 37483.962667                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 36197.884882                       # average overall miss latency
+system.cpu1.l2cache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.l2cache.blocked::no_mshrs              14                       # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_mshrs              17                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
-system.cpu1.l2cache.avg_blocked_cycles::no_mshrs   105.428571                       # average number of cycles each access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_mshrs    50.588235                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches           50570                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks      1373649                       # number of writebacks
-system.cpu1.l2cache.writebacks::total         1373649                       # number of writebacks
-system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker            2                       # number of ReadReq MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker            9                       # number of ReadReq MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data        59817                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total        59817                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data         6475                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::total         6475                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data            7                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker            2                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker            9                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data        66292                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total        66303                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker            2                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker            9                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data        66292                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total        66303                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker        13733                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker        10335                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total        24068                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.WritebackDirty_mshr_misses::writebacks            1                       # number of WritebackDirty MSHR misses
-system.cpu1.l2cache.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
+system.cpu1.l2cache.unused_prefetches           44363                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks      1196648                       # number of writebacks
+system.cpu1.l2cache.writebacks::total         1196648                       # number of writebacks
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.itb.walker            8                       # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data        12956                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total        12956                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data         4132                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::total         4132                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data            5                       # number of InvalidateReq MSHR hits
+system.cpu1.l2cache.InvalidateReq_mshr_hits::total            5                       # number of InvalidateReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.itb.walker            8                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data        17088                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total        17097                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.dtb.walker            1                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.itb.walker            8                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data        17088                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total        17097                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker        13124                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker         9776                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total        22900                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.WritebackDirty_mshr_misses::writebacks            2                       # number of WritebackDirty MSHR misses
+system.cpu1.l2cache.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
 system.cpu1.l2cache.WritebackClean_mshr_misses::writebacks            1                       # number of WritebackClean MSHR misses
 system.cpu1.l2cache.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       868323                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total       868323                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       250358                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total       250358                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       202146                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       202146                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            3                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            3                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       255666                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total       255666                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       624615                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       624615                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data      1074515                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      1074515                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       289360                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::total       289360                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker        13733                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker        10335                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       624615                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1330181                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total      1978864                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker        13733                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker        10335                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       624615                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1330181                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       868323                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total      2847187                       # number of overall MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       773530                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total       773530                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       227942                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total       227942                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       193439                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       193439                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       249196                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total       249196                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       548077                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       548077                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       966372                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       966372                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       263577                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::total       263577                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker        13124                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker         9776                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       548077                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1215568                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total      1786545                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker        13124                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker         9776                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       548077                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1215568                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       773530                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total      2560075                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst           67                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data        18701                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total        18768                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data        17029                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total        17029                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         6118                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         6185                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         6183                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         6183                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst           67                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        35730                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        35797                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    686821000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    590353500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total   1277174500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  65644901114                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  65644901114                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   7861561998                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   7861561998                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3988088997                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3988088997                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      3095498                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      3095498                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  13308484000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  13308484000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  20301742000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  20301742000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  40328599477                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  40328599477                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data  15597274497                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total  15597274497                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    686821000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    590353500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  20301742000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  53637083477                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total  75215999977                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    686821000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    590353500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  20301742000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  53637083477                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  65644901114                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total 140860901091                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      8454000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data   2888554500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total   2897008500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      8454000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data   2888554500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total   2897008500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.020068                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.048892                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.026871                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
-system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        12301                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        12368                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    482957500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    396613500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total    879571000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  40678992877                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  40678992877                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   4718335995                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   4718335995                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3159514995                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3159514995                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      3128000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      3128000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   8998543499                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   8998543499                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  14777608500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  14777608500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  27796571986                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  27796571986                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data   7398469497                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total   7398469497                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    482957500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    396613500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  14777608500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  36795115485                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total  52452294985                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    482957500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    396613500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  14777608500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  36795115485                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  40678992877                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total  93131287862                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      6286000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    700808000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    707094000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      6286000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    700808000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    707094000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.021697                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.048118                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.028340                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
+system.cpu1.l2cache.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
 system.cpu1.l2cache.WritebackClean_mshr_miss_rate::writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
 system.cpu1.l2cache.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.996053                       # mshr miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.996053                       # mshr miss rate for UpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.999965                       # mshr miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total     0.999965                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.996594                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.996594                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.201448                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.201448                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.100252                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.100252                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.244306                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.244306                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.624804                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.624804                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.020068                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.048892                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.100252                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.234709                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.154677                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.020068                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.048892                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.100252                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.234709                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.219635                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.219635                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.095429                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.095429                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.245367                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.245367                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.597664                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.597664                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.021697                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.048118                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.095429                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.239612                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.153689                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.021697                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.048118                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.095429                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.239612                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.222549                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 50012.451759                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 57121.770682                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 53065.252618                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 75599.634138                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 75599.634138                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 31401.281357                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31401.281357                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19728.755439                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19728.755439                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 1031832.666667                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 1031832.666667                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 52054.180063                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 52054.180063                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 32502.808930                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 32502.808930                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 37531.909259                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 37531.909259                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 53902.662763                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 53902.662763                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 50012.451759                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 57121.770682                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 32502.808930                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 40323.146607                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 38009.686354                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 50012.451759                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 57121.770682                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 32502.808930                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 40323.146607                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 75599.634138                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 49473.708995                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 126179.104478                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 154459.895193                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 154358.935422                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 126179.104478                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 80843.954660                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 80928.806883                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests     25472686                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests     13111869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         1712                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops      2149417                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      2149008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          409                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq       1009964                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp     11730214                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq        17029                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp        17029                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty      5169290                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean      8480923                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict      2927219                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq      1103039                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFResp            2                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq       459055                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       356155                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp       515583                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           73                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          117                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq      1297103                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp      1275135                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq      6230518                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq      5372910                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq       516382                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateResp       463121                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     18691087                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     19440124                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       443982                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      1442906                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total         40018099                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    797468912                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    755702222                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1691072                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      5474464                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total        1560336670                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                    7082459                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples     20668727                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.122834                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.328306                       # Request fanout histogram
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.220233                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 36799.565681                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40570.120704                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 38409.213974                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 52588.772093                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 52588.772093                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20699.721837                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20699.721837                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 16333.391896                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16333.391896                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data       782000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       782000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 36110.304736                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 36110.304736                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 26962.650321                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 26962.650321                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 28763.842481                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28763.842481                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 28069.480634                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 28069.480634                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 36799.565681                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 40570.120704                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 26962.650321                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 30269.894802                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 29359.627093                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 36799.565681                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 40570.120704                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 26962.650321                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 30269.894802                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 52588.772093                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 36378.343549                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 93820.895522                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 114548.545276                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 114324.009701                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 93820.895522                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 56971.628323                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 57171.248383                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests     23197310                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests     11940096                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests         1305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops      1942556                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      1942287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          269                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq        900600                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp     10671947                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq         6183                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp         6183                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty      4554023                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean      7810324                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict      2589255                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq       981692                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFResp            3                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq       441382                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       342905                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp       485827                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           75                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          140                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq      1162425                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp      1140502                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq      5743338                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4866994                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq       495411                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateResp       441012                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     17229566                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     17476902                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       425595                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      1276864                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total         36408927                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    735111088                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    677743701                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1625328                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      4839024                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total        1419319141                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                    6390553                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples     18731260                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.122712                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.328150                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0          18130322     87.72%     87.72% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1           2537996     12.28%    100.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2               409      0.00%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0          16432977     87.73%     87.73% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1           2298014     12.27%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2               269      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total      20668727                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy   25335696459                       # Layer occupancy (ticks)
-system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy    177629109                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total      18731260                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy   23041315974                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
+system.cpu1.toL2Bus.snoopLayer0.occupancy    175324271                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy   9352273561                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy   8621166733                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy   8995491238                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy   8059431425                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy    232944299                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy    222762323                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy    759270636                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy    672656647                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                40305                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40305                       # Transaction distribution
-system.iobus.trans_dist::WriteReq              136595                       # Transaction distribution
-system.iobus.trans_dist::WriteResp             136595                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47570                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                40341                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40341                       # Transaction distribution
+system.iobus.trans_dist::WriteReq              136646                       # Transaction distribution
+system.iobus.trans_dist::WriteResp             136646                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47790                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           14                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           16                       # Packet count per connected master and slave (bytes)
@@ -2979,15 +2953,15 @@ system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           24                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29600                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29548                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       122504                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231216                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       231216                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       122672                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231222                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       231222                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353800                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47590                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353974                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47810                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
@@ -2998,103 +2972,103 @@ system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio           48                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17587                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17558                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       155611                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338880                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7338880                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       155802                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338904                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7338904                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7496577                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             36858001                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7496792                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             37061004                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               326000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               323500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer3.occupancy                10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy                10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy                10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer10.occupancy               10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer13.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer13.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer14.occupancy               10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer15.occupancy               10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               13500                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               13000                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy               10500                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            24204504                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            24283001                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            36391000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            36403501                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           567248472                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           569028004                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            92640000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            92757000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy           147912000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy           147918000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer4.occupancy              170000                       # Layer occupancy (ticks)
 system.iobus.respLayer4.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115604                       # number of replacements
-system.iocache.tags.tagsinuse               11.311799                       # Cycle average of tags in use
+system.iocache.tags.replacements               115592                       # number of replacements
+system.iocache.tags.tagsinuse               11.302694                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115620                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115608                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         9121271629000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     7.400215                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     3.911583                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.462513                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.244474                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.706987                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         9115775800000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.842796                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     7.459898                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.240175                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.466244                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.706418                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1040829                       # Number of tag accesses
-system.iocache.tags.data_accesses             1040829                       # Number of data accesses
+system.iocache.tags.tag_accesses              1040856                       # Number of tag accesses
+system.iocache.tags.data_accesses             1040856                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8880                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8917                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8883                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8920                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106728                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106728                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115608                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115648                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115611                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115651                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115608                       # number of overall misses
-system.iocache.overall_misses::total           115648                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ethernet      5214500                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::realview.ide   1674617085                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1679831585                       # number of ReadReq miss cycles
+system.iocache.overall_misses::realview.ide       115611                       # number of overall misses
+system.iocache.overall_misses::total           115651                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet      5246000                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide   1667860010                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1673106010                       # number of ReadReq miss cycles
 system.iocache.WriteReq_miss_latency::realview.ethernet       369000                       # number of WriteReq miss cycles
 system.iocache.WriteReq_miss_latency::total       369000                       # number of WriteReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide  13548349887                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total  13548349887                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ethernet      5583500                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::realview.ide  15222966972                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total  15228550472                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ethernet      5583500                       # number of overall miss cycles
-system.iocache.overall_miss_latency::realview.ide  15222966972                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total  15228550472                       # number of overall miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide  12956345994                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total  12956345994                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet      5615000                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide  14624206004                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total  14629821004                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet      5615000                       # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide  14624206004                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total  14629821004                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8880                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8917                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8883                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8920                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115608                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115648                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115611                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115651                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115608                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115648                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115611                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115651                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -3108,53 +3082,53 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140932.432432                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::realview.ide 188583.005068                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 188385.284849                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 141783.783784                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 187758.641225                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 187567.938341                       # average ReadReq miss latency
 system.iocache.WriteReq_avg_miss_latency::realview.ethernet       123000                       # average WriteReq miss latency
 system.iocache.WriteReq_avg_miss_latency::total       123000                       # average WriteReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126942.788087                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126942.788087                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ethernet 139587.500000                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 131677.452875                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 131680.188780                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ethernet 139587.500000                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 131677.452875                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 131680.188780                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         33801                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 121395.941028                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 121395.941028                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet       140375                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 126494.935638                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 126499.736310                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet       140375                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 126494.935638                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 126499.736310                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         33436                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 3396                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 3541                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.953180                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.442530                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks          106694                       # number of writebacks
 system.iocache.writebacks::total               106694                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ethernet           37                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::realview.ide         8880                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         8917                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide         8883                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         8920                       # number of ReadReq MSHR misses
 system.iocache.WriteReq_mshr_misses::realview.ethernet            3                       # number of WriteReq MSHR misses
 system.iocache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide       106728                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total       106728                       # number of WriteLineReq MSHR misses
 system.iocache.demand_mshr_misses::realview.ethernet           40                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::realview.ide       115608                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total       115648                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide       115611                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total       115651                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ethernet           40                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::realview.ide       115608                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total       115648                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3364500                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::realview.ide   1230617085                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total   1233981585                       # number of ReadReq MSHR miss cycles
+system.iocache.overall_mshr_misses::realview.ide       115611                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total       115651                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3396000                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide   1223710010                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total   1227106010                       # number of ReadReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::realview.ethernet       219000                       # number of WriteReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::total       219000                       # number of WriteReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   8205400767                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   8205400767                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ethernet      3583500                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   9436017852                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   9439601352                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ethernet      3583500                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   9436017852                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   9439601352                       # number of overall MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   7611309187                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   7611309187                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet      3615000                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   8835019197                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   8838634197                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet      3615000                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   8835019197                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   8838634197                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
@@ -3168,643 +3142,641 @@ system.iocache.demand_mshr_miss_rate::total            1                       #
 system.iocache.overall_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90932.432432                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 138583.005068                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 138385.284849                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 91783.783784                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 137758.641225                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 137567.938341                       # average ReadReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet        73000                       # average WriteReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::total        73000                       # average WriteReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76881.425371                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76881.425371                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89587.500000                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 81620.803508                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 81623.559007                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89587.500000                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 81620.803508                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 81623.559007                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1658646                       # number of replacements
-system.l2c.tags.tagsinuse                63614.355421                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    6503693                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1717473                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     3.786780                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle               4906135000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   21778.868920                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    77.174149                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   104.892582                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     3369.245029                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     4690.877672                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher  5127.772728                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   275.118534                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   421.752346                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     3923.044466                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data    10215.764671                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 13629.844323                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.332319                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001178                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.001601                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.051411                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.071577                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.078244                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.004198                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.006435                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.059861                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.155880                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.207975                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.970678                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022         9349                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023          246                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        49232                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2          275                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3          523                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4         8500                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          244                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2922                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         4073                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        41884                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.142654                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.003754                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.751221                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 83070472                       # Number of tag accesses
-system.l2c.tags.data_accesses                83070472                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks      3045027                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         3045027                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks            2                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total               2                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data          177681                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data          151575                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total              329256                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data         38520                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data         46161                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total             84681                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            58316                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            56868                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               115184                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6506                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker         4755                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst       505198                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       629843                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       303617                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         6637                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker         4374                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst       567907                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       649267                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       304398                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          2982502                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       134777                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       127780                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           262557                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          6506                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          4755                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              505198                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              688159                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher       303617                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          6637                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          4374                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              567907                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              706135                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher       304398                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 3097686                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         6506                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         4755                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             505198                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             688159                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher       303617                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         6637                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         4374                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             567907                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             706135                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher       304398                       # number of overall hits
-system.l2c.overall_hits::total                3097686                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data         62380                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         67853                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total            130233                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data        11700                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data        13195                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total           24895                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          82725                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          61895                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             144620                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         2677                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1890                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        55177                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       140078                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       275934                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         3410                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.itb.walker         3269                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst        56707                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       154817                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       324363                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total        1018322                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       452102                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       148246                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         600348                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         2677                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         1890                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             55177                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            222803                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       275934                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         3410                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         3269                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             56707                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            216712                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher       324363                       # number of demand (read+write) misses
-system.l2c.demand_misses::total               1162942                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         2677                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         1890                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            55177                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           222803                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       275934                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         3410                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         3269                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            56707                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           216712                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher       324363                       # number of overall misses
-system.l2c.overall_misses::total              1162942                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data   1034957000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data   1157063000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total   2192020000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data    174365000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data    228989500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total    403354500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  11711225489                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   8776678992                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  20487904481                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    384848000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker    271512500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst   7616921000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  20740892494                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  51616446987                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    485048000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    453166500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst   7794605500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data  22700743998                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  60057715420                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total 172121900399                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu0.data    148772000                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu1.data    161516500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total    310288500                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker    384848000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker    271512500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   7616921000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  32452117983                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  51616446987                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker    485048000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker    453166500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   7794605500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  31477422990                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  60057715420                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total    192609804880                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker    384848000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker    271512500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   7616921000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  32452117983                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  51616446987                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker    485048000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker    453166500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   7794605500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  31477422990                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  60057715420                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total   192609804880                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks      3045027                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      3045027                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks            2                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total            2                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data       240061                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data       219428                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total          459489                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data        50220                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data        59356                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total        109576                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       141041                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       118763                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           259804                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         9183                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         6645                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst       560375                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       769921                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       579551                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker        10047                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7643                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst       624614                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       804084                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       628761                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      4000824                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       586879                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       276026                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total       862905                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         9183                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         6645                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          560375                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          910962                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       579551                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker        10047                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         7643                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          624614                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          922847                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher       628761                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             4260628                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         9183                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         6645                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         560375                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         910962                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       579551                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker        10047                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         7643                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         624614                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         922847                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher       628761                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            4260628                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.259851                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.309227                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.283430                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.232975                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.222303                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.227194                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.586532                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.521164                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.556650                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.291517                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.284424                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.098464                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.181938                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.339405                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.427712                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.090787                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.192538                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.254528                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.770350                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.537073                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.695729                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.291517                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.284424                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.098464                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.244580                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.339405                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.427712                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.090787                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.234830                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.272951                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.291517                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.284424                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.098464                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.244580                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.339405                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.427712                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.090787                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.234830                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.272951                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 16591.167041                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 17052.495837                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 16831.525036                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 14902.991453                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 17354.262978                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total 16202.229363                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 141568.153388                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 141799.482866                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 141667.158630                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 143760.926410                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 143657.407407                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 138045.218116                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 148066.737775                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 187060.844213                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 142242.815249                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 138625.420618                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 137454.026840                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 146629.530336                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 185155.876040                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 169025.023911                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   329.067334                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu1.data  1089.516749                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total   516.847728                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 143760.926410                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker 143657.407407                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 138045.218116                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 145653.864549                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 187060.844213                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 142242.815249                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 138625.420618                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 137454.026840                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 145250.023026                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 185155.876040                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 165622.881347                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 143760.926410                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker 143657.407407                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 138045.218116                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 145653.864549                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 187060.844213                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 142242.815249                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 138625.420618                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 137454.026840                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 145250.023026                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 185155.876040                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 165622.881347                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs             15923                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 71315.017493                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 71315.017493                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet        90375                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 76420.229883                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 76425.056394                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet        90375                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 76420.229883                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 76425.056394                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1423185                       # number of replacements
+system.l2c.tags.tagsinuse                63448.336905                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    6060449                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1482600                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     4.087717                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               3022937500                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   20826.975184                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker    16.832374                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker    12.742051                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     3854.622142                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     3569.542843                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher  2315.690288                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   335.622211                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   552.279614                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2996.807733                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data    11095.009846                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 17872.212619                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.317794                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000257                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000194                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.058817                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.054467                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.035335                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.005121                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.008427                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.045728                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.169296                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.272708                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.968145                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022        10702                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023          222                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        48491                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2         1377                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3          482                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4         8826                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          218                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2760                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5614                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        39761                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.163300                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.003387                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.739914                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 76659871                       # Number of tag accesses
+system.l2c.tags.data_accesses                76659871                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks      2799563                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         2799563                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data          175772                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data          127713                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total              303485                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data         39800                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data         41169                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total             80969                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            55176                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            52470                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               107646                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6441                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker         4632                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst       512914                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       602529                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       321191                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         6205                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker         4222                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst       506602                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       564191                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       285940                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          2814867                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       134470                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       123510                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           257980                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          6441                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          4632                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              512914                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              657705                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher       321191                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          6205                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          4222                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              506602                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              616661                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher       285940                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2922513                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         6441                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         4632                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             512914                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             657705                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher       321191                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         6205                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         4222                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             506602                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             616661                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher       285940                       # number of overall hits
+system.l2c.overall_hits::total                2922513                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data         65800                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         60076                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total            125876                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data        12292                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data        11651                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total           23943                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          76423                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          57499                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             133922                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         1380                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.itb.walker          911                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        60940                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       127468                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       217255                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         3149                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.itb.walker         2958                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst        41472                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       123752                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       256869                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         836154                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       453643                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       128024                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         581667                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         1380                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker          911                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             60940                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            203891                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       217255                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         3149                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         2958                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             41472                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            181251                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher       256869                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                970076                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         1380                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker          911                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            60940                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           203891                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       217255                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         3149                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         2958                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            41472                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           181251                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher       256869                       # number of overall misses
+system.l2c.overall_misses::total               970076                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data    448544000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data    390663000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    839207000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data     74504000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data     75234500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total    149738500                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   6937615986                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   5199044498                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  12136660484                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    131946500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker     85177500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   5320925500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  12028584244                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  30519314752                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    290010000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    265646000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst   3652893500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data  11931003997                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  35372822568                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  99598324561                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu0.data     58512500                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu1.data     49578000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total    108090500                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker    131946500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker     85177500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   5320925500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  18966200230                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  30519314752                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker    290010000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker    265646000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst   3652893500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data  17130048495                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  35372822568                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total    111734985045                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker    131946500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker     85177500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   5320925500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  18966200230                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  30519314752                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker    290010000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker    265646000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst   3652893500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data  17130048495                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  35372822568                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total   111734985045                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks      2799563                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      2799563                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data       241572                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data       187789                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total          429361                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data        52092                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data        52820                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total        104912                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       131599                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       109969                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           241568                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         7821                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         5543                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst       573854                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       729997                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       538446                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         9354                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7180                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst       548074                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       687943                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       542809                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      3651021                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       588113                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       251534                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total       839647                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         7821                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         5543                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          573854                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          861596                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       538446                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         9354                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         7180                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          548074                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          797912                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher       542809                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             3892589                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         7821                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         5543                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         573854                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         861596                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       538446                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         9354                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         7180                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         548074                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         797912                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher       542809                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            3892589                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.272383                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.319912                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.293171                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.235967                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.220579                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.228220                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.580726                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.522866                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.554386                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.176448                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.164351                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.106194                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.174614                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.336647                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.411978                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.075669                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.179887                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.229019                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.771353                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.508973                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.692752                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.176448                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.164351                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.106194                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.236643                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.336647                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.411978                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.075669                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.227157                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.249211                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.176448                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.164351                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.106194                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.236643                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.336647                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.411978                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.075669                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.227157                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.249211                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  6816.778116                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  6502.813103                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  6666.934126                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  6061.178002                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  6457.342717                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  6253.957315                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 90779.163158                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 90419.737700                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 90624.844940                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 95613.405797                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 93498.902305                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 87314.169675                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 94365.521103                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 140476.926892                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 92095.903461                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 89805.949966                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 88080.958237                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 96410.595360                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 137707.635285                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 119114.809665                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   128.983584                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu1.data   387.255515                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total   185.828833                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 95613.405797                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 93498.902305                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 87314.169675                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 93021.272297                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 140476.926892                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 92095.903461                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 89805.949966                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 88080.958237                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 94510.090951                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 137707.635285                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 115181.681688                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 95613.405797                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 93498.902305                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 87314.169675                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 93021.272297                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 140476.926892                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 92095.903461                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 89805.949966                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 88080.958237                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 94510.090951                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 137707.635285                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 115181.681688                       # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs              9550                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                      177                       # number of cycles access was blocked
+system.l2c.blocked::no_mshrs                      102                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs     89.960452                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs     93.627451                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1312187                       # number of writebacks
-system.l2c.writebacks::total                  1312187                       # number of writebacks
-system.l2c.ReadSharedReq_mshr_hits::cpu0.dtb.walker            3                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.inst          163                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.data           34                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst          114                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data           21                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total          335                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.dtb.walker            3                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst            163                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.data             34                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst            114                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data             21                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                335                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.dtb.walker            3                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst           163                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.data            34                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst           114                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data            21                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total               335                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks        62188                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total        62188                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        62380                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data        67853                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total       130233                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        11700                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        13195                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total        24895                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        82725                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        61895                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        144620                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         2674                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker         1890                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        55014                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       140044                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       275934                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         3410                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         3269                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        56593                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data       154796                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       324363                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total      1017987                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu0.data       452102                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data       148246                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       600348                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker         2674                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker         1890                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        55014                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       222769                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       275934                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker         3410                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker         3269                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        56593                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data       216691                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       324363                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total          1162607                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker         2674                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker         1890                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        55014                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       222769                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       275934                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker         3410                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker         3269                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        56593                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data       216691                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       324363                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total         1162607                       # number of overall MSHR misses
+system.l2c.writebacks::writebacks             1135323                       # number of writebacks
+system.l2c.writebacks::total                  1135323                       # number of writebacks
+system.l2c.ReadSharedReq_mshr_hits::cpu0.inst          111                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu0.data           20                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.inst          109                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.data            8                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total          248                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst            111                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data             20                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst            109                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data              8                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                248                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst           111                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.data            20                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst           109                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data             8                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total               248                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks        49298                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total        49298                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data        65800                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data        60076                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total       125876                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        12292                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        11651                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total        23943                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        76423                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        57499                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        133922                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         1380                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker          911                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        60829                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       127448                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       217255                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         3149                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         2958                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        41363                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data       123744                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       256869                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       835906                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu0.data       453643                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data       128024                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       581667                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker         1380                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker          911                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        60829                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       203871                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       217255                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker         3149                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker         2958                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        41363                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data       181243                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       256869                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           969828                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker         1380                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker          911                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        60829                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       203871                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       217255                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker         3149                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker         2958                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        41363                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data       181243                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       256869                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          969828                       # number of overall MSHR misses
 system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        21293                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        19706                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        32527                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst           67                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data        18699                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        59765                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        21266                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data        17029                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        38295                       # number of WriteReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         6116                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        60003                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        32351                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         6183                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        38534                       # number of WriteReq MSHR uncacheable
 system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        21293                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        40972                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        64878                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst           67                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        35728                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        98060                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   4409168995                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   4786348998                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   9195517993                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    862109992                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data    970555497                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total   1832665489                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  10883415957                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   8157375512                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  19040791469                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    357690038                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker    252601028                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   7044725224                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  19335135004                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  48855278506                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    450944507                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    420472009                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   7214941938                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  21149813267                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  56812837096                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total 161894438617                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  31769945999                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data  10316729000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total  42086674999                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    357690038                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    252601028                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   7044725224                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  30218550961                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  48855278506                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    450944507                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    420472009                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   7214941938                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data  29307188779                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  56812837096                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total 180935230086                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    357690038                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    252601028                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   7044725224                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  30218550961                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  48855278506                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    450944507                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    420472009                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   7214941938                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data  29307188779                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  56812837096                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total 180935230086                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   2396807500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   3350562534                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      7247500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2551834016                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   8306451550                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   2396807500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   3350562534                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      7247500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2551834016                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   8306451550                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        12299                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        98537                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   1434481502                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   1290497995                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total   2724979497                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    303964499                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data    285788496                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total    589752995                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   6173210845                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   4623959192                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  10797170037                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    118145502                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker     76067500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   4704505587                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  10752452984                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  28346572172                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    258517505                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    236065501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   3231267055                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  10692827748                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  32803939514                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  91220361068                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  11449259098                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   2669880500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total  14119139598                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    118145502                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker     76067500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   4704505587                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  16925663829                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  28346572172                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    258517505                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    236065501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst   3231267055                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data  15316786940                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  32803939514                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total 102017531105                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    118145502                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker     76067500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   4704505587                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  16925663829                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  28346572172                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    258517505                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    236065501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst   3231267055                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data  15316786940                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  32803939514                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total 102017531105                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   1342704500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5362205005                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      5079500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    590567503                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   7300556508                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   1342704500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5362205005                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      5079500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    590567503                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   7300556508                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.259851                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.309227                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.283430                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.232975                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.222303                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.227194                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.586532                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.521164                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.556650                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.291190                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.284424                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.098174                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.181894                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.339405                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.427712                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.090605                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.192512                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.254444                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.770350                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.537073                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.695729                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.291190                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.284424                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.098174                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.244543                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.339405                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.427712                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.090605                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.234807                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.272872                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.291190                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.284424                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.098174                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.244543                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.476117                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.339405                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.427712                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.090605                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.234807                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.515876                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.272872                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 70682.414155                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 70539.976095                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 70608.202168                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 73684.614701                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73554.793255                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 73615.805945                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 131561.389628                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 131793.771904                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 131660.845450                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 133765.908003                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 133651.337566                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 128053.317774                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 138064.715404                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 177054.217697                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 132241.790909                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 128624.046803                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 127488.239500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 136630.231188                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175152.027500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 159033.895931                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 70271.633390                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 69591.955264                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 70103.798129                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 133765.908003                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 133651.337566                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 128053.317774                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 135649.713205                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 177054.217697                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 132241.790909                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 128624.046803                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 127488.239500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 135248.758735                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175152.027500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 155628.884125                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 133765.908003                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 133651.337566                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 128053.317774                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 135649.713205                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 177054.217697                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 132241.790909                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 128624.046803                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 127488.239500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 135248.758735                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 175152.027500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 155628.884125                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112563.166299                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 170027.531412                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 108171.641791                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 136469.009894                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 138985.217937                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112563.166299                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 81776.885043                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 108171.641791                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 71423.925661                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 84707.847746                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               59765                       # Transaction distribution
-system.membus.trans_dist::ReadResp            1086669                       # Transaction distribution
-system.membus.trans_dist::WriteReq              38295                       # Transaction distribution
-system.membus.trans_dist::WriteResp             38295                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1418881                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           277094                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq           441724                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq         308123                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.272383                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.319912                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.293171                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.235967                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.220579                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.228220                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.580726                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.522866                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.554386                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.176448                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.164351                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.106001                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.174587                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.336647                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.411978                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.075470                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.179875                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.228951                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.771353                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.508973                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.692752                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.176448                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.164351                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.106001                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.236620                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.336647                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.411978                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.075470                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.227147                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.249147                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.176448                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.164351                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.106001                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.236620                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.403485                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.336647                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.411978                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.075470                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.227147                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.473222                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.249147                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21800.630729                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21481.090535                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 21648.125910                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 24728.644566                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24529.095872                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24631.541369                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 80776.871426                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 80418.080175                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 80622.825503                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 85612.682609                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 83498.902305                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 77339.847556                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 84367.373235                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 130476.040469                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 82095.111146                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 79805.781271                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 78119.746029                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 86410.878491                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 127706.883719                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 109127.534756                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 25238.478491                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20854.531182                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 24273.578522                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 85612.682609                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 83498.902305                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 77339.847556                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 83021.439189                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 130476.040469                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 82095.111146                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 79805.781271                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 78119.746029                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 84509.674525                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 127706.883719                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 105191.364969                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 85612.682609                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 83498.902305                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 77339.847556                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 83021.439189                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 130476.040469                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 82095.111146                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 79805.781271                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 78119.746029                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 84509.674525                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 127706.883719                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 105191.364969                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63058.493402                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 164853.967627                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 75813.432836                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 96561.069817                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 121669.858307                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63058.493402                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 82650.590416                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 75813.432836                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 48017.521994                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 74089.494383                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       3952559                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      2414080                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         2931                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               60003                       # Transaction distribution
+system.membus.trans_dist::ReadResp             904829                       # Transaction distribution
+system.membus.trans_dist::WriteReq              38534                       # Transaction distribution
+system.membus.trans_dist::WriteResp             38534                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1242017                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           238236                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq           446737                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq         299659                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp              23                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            153866                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           139435                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1026904                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        703178                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122504                       # Packet count per connected master and slave (bytes)
+system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            144708                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           128413                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        844826                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        684897                       # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122672                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           76                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        25676                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      5303073                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      5451329                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237588                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       237588                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5688917                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155611                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        26462                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4681290                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      4830500                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       238195                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       238195                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                5068695                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155802                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          556                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        51352                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    158370176                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    158577695                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7233920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7233920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               165811615                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           603403                       # Total snoops (count)
-system.membus.snoop_fanout::samples           4427877                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        52924                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    134692416                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    134901698                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7273344                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7273344                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               142175042                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           606585                       # Total snoops (count)
+system.membus.snoop_fanout::samples           2519367                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.015113                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.122002                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 4427877    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 2481292     98.49%     98.49% # Request fanout histogram
+system.membus.snoop_fanout::1                   38075      1.51%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             4427877                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            97877995                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             2519367                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            98170994                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               52000                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            21789496                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            22248500                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          9855054431                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          8723892621                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         6236968511                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         5223815230                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           45519188                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           45514707                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -3858,58 +3830,58 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     12681630                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      6883923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests      2005926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops         170885                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops       155146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops        15739                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              59767                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           4843433                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             38295                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            38295                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      4463947                       # Transaction distribution
+system.toL2Bus.snoop_filter.tot_requests     11842018                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      6441759                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests      1913591                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops         133722                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops       121814                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops        11908                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              60005                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           4492996                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             38534                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            38534                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      3934886                       # Transaction distribution
 system.toL2Bus.trans_dist::WritebackClean            2                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2878269                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          761897                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq        392804                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp        1154700                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq          117                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp          117                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           312867                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          312867                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      4790902                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq       969633                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp       862905                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      9568329                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      9002574                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              18570903                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    239712817                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    228526446                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              468239263                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         3311598                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          9100879                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.338787                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.476937                       # Request fanout histogram
+system.toL2Bus.trans_dist::CleanEvict         2625367                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          741215                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq        380628                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp        1121842                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq          140                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp          140                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           295903                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          295903                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      4433512                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq       874748                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp       839647                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      9358904                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      7932274                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              17291178                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    230390413                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    198586357                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              428976770                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         2884507                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          8248846                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.358423                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.482538                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                6033358     66.29%     66.29% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                3051782     33.53%     99.83% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                  15739      0.17%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                5304178     64.30%     64.30% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                2932760     35.55%     99.86% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                  11908      0.14%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            9100879                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         9916846796                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            8248846                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         9216694138                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy          2612852                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy          2593163                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        4354241663                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        4234968582                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        4394264623                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        3934186551                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    4933                       # number of quiesce instructions executed
+system.cpu0.kern.inst.quiesce                   13240                       # number of quiesce instructions executed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                   14218                       # number of quiesce instructions executed
+system.cpu1.kern.inst.quiesce                    5626                       # number of quiesce instructions executed
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt
index ff7be42c7..3e88f4b72 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-o3/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.327140                       # Nu
 sim_ticks                                51327139864000                       # Number of ticks simulated
 final_tick                               51327139864000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 139449                       # Simulator instruction rate (inst/s)
-host_op_rate                                   163855                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             8438816943                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 688284                       # Number of bytes of host memory used
-host_seconds                                  6082.27                       # Real time elapsed on the host
+host_inst_rate                                 181298                       # Simulator instruction rate (inst/s)
+host_op_rate                                   213029                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            10971364807                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 680328                       # Number of bytes of host memory used
+host_seconds                                  4678.28                       # Real time elapsed on the host
 sim_insts                                   848164321                       # Number of instructions simulated
 sim_ops                                     996610207                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt
index dd0bedb40..ce7451dc8 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-checkpoint/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.111167                       # Nu
 sim_ticks                                51111167216500                       # Number of ticks simulated
 final_tick                               51111167216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1195823                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1405350                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            62227318824                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 678332                       # Number of bytes of host memory used
-host_seconds                                   821.36                       # Real time elapsed on the host
+host_inst_rate                                1222140                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1436279                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            63596815146                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 673192                       # Number of bytes of host memory used
+host_seconds                                   803.68                       # Real time elapsed on the host
 sim_insts                                   982203438                       # Number of instructions simulated
 sim_ops                                    1154301153                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt
index 72aef18b4..9aa72b24a 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt
@@ -1,77 +1,77 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 47.256536                       # Number of seconds simulated
-sim_ticks                                47256535705500                       # Number of ticks simulated
-final_tick                               47256535705500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 47.216815                       # Number of seconds simulated
+sim_ticks                                47216814802000                       # Number of ticks simulated
+final_tick                               47216814802000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1118024                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1315296                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            54153885278                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 690972                       # Number of bytes of host memory used
-host_seconds                                   872.63                       # Real time elapsed on the host
-sim_insts                                   975625723                       # Number of instructions simulated
-sim_ops                                    1147772483                       # Number of ops (including micro ops) simulated
+host_inst_rate                                1112312                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1308465                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            53753255119                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 687512                       # Number of bytes of host memory used
+host_seconds                                   878.40                       # Real time elapsed on the host
+sim_insts                                   977053655                       # Number of instructions simulated
+sim_ops                                    1149354696                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker       156864                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker       131392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          3883124                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         35607176                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       217792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       214080                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          2613000                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data         38038064                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        430464                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             81291956                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      3883124                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      2613000                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         6496124                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks    101151552                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker       150336                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker       124416                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          3895860                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         34948936                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       222016                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       222656                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          2668232                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data         38725552                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        417728                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             81375732                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      3895860                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      2668232                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         6564092                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks    101375872                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data             4                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         101172136                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         2451                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         2053                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst            101081                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            556375                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         3403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         3345                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             40935                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            594361                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6726                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1310730                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1580493                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total         101396456                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         2349                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         1944                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst            101280                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            546090                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         3469                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         3479                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             41798                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            605103                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6527                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total               1312039                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1583998                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                1                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1583067                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          3319                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          2780                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               82171                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              753487                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          4609                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          4530                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               55294                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              804927                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             9109                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1720227                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          82171                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          55294                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             137465                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2140478                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data                435                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1586572                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          3184                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          2635                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               82510                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              740180                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          4702                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          4716                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               56510                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              820164                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             8847                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1723448                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          82510                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          56510                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             139020                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           2147029                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data                436                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  0                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                2140913                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2140478                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         3319                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         2780                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              82171                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             753922                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         4609                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         4530                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              55294                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             804927                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            9109                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                3861140                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                2147465                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           2147029                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         3184                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         2635                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              82510                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             740616                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         4702                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         4716                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              56510                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             820165                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            8847                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                3870913                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu1.inst           64                       # Number of bytes read from this memory
@@ -134,45 +134,45 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   124170                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               124170                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walkWaitTime::samples       124170                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0         124170    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       124170                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                   124420                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               124420                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walkWaitTime::samples       124420                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0         124420    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total       124420                       # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walksPending::samples     22846000                       # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::0       22846000    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::total     22846000                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        95903     89.91%     89.91% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        10758     10.09%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total       106661                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       124170                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkPageSizes::4K        95857     89.92%     89.92% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        10751     10.08%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total       106608                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       124420                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       124170                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       106661                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       124420                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       106608                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       106661                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       230831                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       106608                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       231028                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    91996645                       # DTB read hits
-system.cpu0.dtb.read_misses                     87944                       # DTB read misses
-system.cpu0.dtb.write_hits                   85085804                       # DTB write hits
-system.cpu0.dtb.write_misses                    36226                       # DTB write misses
+system.cpu0.dtb.read_hits                    91801710                       # DTB read hits
+system.cpu0.dtb.read_misses                     88193                       # DTB read misses
+system.cpu0.dtb.write_hits                   84999619                       # DTB write hits
+system.cpu0.dtb.write_misses                    36227                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              49413                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_mva_asid              49426                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                   1118                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   36305                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_entries                   36369                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  5760                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  5198                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                    10368                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                92084589                       # DTB read accesses
-system.cpu0.dtb.write_accesses               85122030                       # DTB write accesses
+system.cpu0.dtb.perms_faults                    10393                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                91889903                       # DTB read accesses
+system.cpu0.dtb.write_accesses               85035846                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        177082449                       # DTB hits
-system.cpu0.dtb.misses                         124170                       # DTB misses
-system.cpu0.dtb.accesses                    177206619                       # DTB accesses
+system.cpu0.dtb.hits                        176801329                       # DTB hits
+system.cpu0.dtb.misses                         124420                       # DTB misses
+system.cpu0.dtb.accesses                    176925749                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -202,76 +202,76 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    60706                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                60706                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walkWaitTime::samples        60706                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          60706    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        60706                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walks                    60852                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                60852                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walkWaitTime::samples        60852                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          60852    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        60852                       # Table walker wait (enqueue to first request) latency
 system.cpu0.itb.walker.walksPending::samples     22844500                       # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::0       22844500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::total     22844500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        54677     98.81%     98.81% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M          656      1.19%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        55333                       # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::4K        54793     98.83%     98.83% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M          650      1.17%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        55443                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        60706                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        60706                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        60852                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        60852                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        55333                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        55333                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       116039                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   494456191                       # ITB inst hits
-system.cpu0.itb.inst_misses                     60706                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        55443                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        55443                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       116295                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   493637993                       # ITB inst hits
+system.cpu0.itb.inst_misses                     60852                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
 system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              49413                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_mva_asid              49426                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                   1118                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   25125                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                   25117                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               494516897                       # ITB inst accesses
-system.cpu0.itb.hits                        494456191                       # DTB hits
-system.cpu0.itb.misses                          60706                       # DTB misses
-system.cpu0.itb.accesses                    494516897                       # DTB accesses
-system.cpu0.numCycles                     94513084765                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               493698845                       # ITB inst accesses
+system.cpu0.itb.hits                        493637993                       # DTB hits
+system.cpu0.itb.misses                          60852                       # DTB misses
+system.cpu0.itb.accesses                    493698845                       # DTB accesses
+system.cpu0.numCycles                     94433642835                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   13353                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  494222683                       # Number of instructions committed
-system.cpu0.committedOps                    581244792                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            532690974                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                523276                       # Number of float alu accesses
-system.cpu0.num_func_calls                   28754621                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     75975087                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   532690974                       # number of integer instructions
-system.cpu0.num_fp_insts                       523276                       # number of float instructions
-system.cpu0.num_int_register_reads          780604880                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         422748329                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              843639                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             445096                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           132982449                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes          132652363                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                    177183712                       # number of memory refs
-system.cpu0.num_load_insts                   92070454                       # Number of load instructions
-system.cpu0.num_store_insts                  85113258                       # Number of store instructions
-system.cpu0.num_idle_cycles              93931503589.334885                       # Number of idle cycles
-system.cpu0.num_busy_cycles              581581175.665107                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.006153                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.993847                       # Percentage of idle cycles
-system.cpu0.Branches                        110567658                       # Number of branches fetched
+system.cpu0.kern.inst.quiesce                   13230                       # number of quiesce instructions executed
+system.cpu0.committedInsts                  493402150                       # Number of instructions committed
+system.cpu0.committedOps                    580232432                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            531778274                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                521057                       # Number of float alu accesses
+system.cpu0.num_func_calls                   28738017                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     75812609                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   531778274                       # number of integer instructions
+system.cpu0.num_fp_insts                       521057                       # number of float instructions
+system.cpu0.num_int_register_reads          778807297                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         421918818                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              841474                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             439940                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           132610797                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes          132275173                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                    176902115                       # number of memory refs
+system.cpu0.num_load_insts                   91875039                       # Number of load instructions
+system.cpu0.num_store_insts                  85027076                       # Number of store instructions
+system.cpu0.num_idle_cycles              93853071494.060760                       # Number of idle cycles
+system.cpu0.num_busy_cycles              580571340.939238                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.006148                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.993852                       # Percentage of idle cycles
+system.cpu0.Branches                        110403926                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                403027649     69.30%     69.30% # Class of executed instruction
-system.cpu0.op_class::IntMult                 1232673      0.21%     69.51% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    59610      0.01%     69.52% # Class of executed instruction
+system.cpu0.op_class::IntAlu                402310075     69.30%     69.30% # Class of executed instruction
+system.cpu0.op_class::IntMult                 1222689      0.21%     69.51% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    59704      0.01%     69.52% # Class of executed instruction
 system.cpu0.op_class::FloatAdd                      0      0.00%     69.52% # Class of executed instruction
 system.cpu0.op_class::FloatCmp                      0      0.00%     69.52% # Class of executed instruction
 system.cpu0.op_class::FloatCvt                      0      0.00%     69.52% # Class of executed instruction
@@ -294,341 +294,342 @@ system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.52% # Cl
 system.cpu0.op_class::SimdFloatCmp                 13      0.00%     69.52% # Class of executed instruction
 system.cpu0.op_class::SimdFloatCvt                 21      0.00%     69.52% # Class of executed instruction
 system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.52% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc             73071      0.01%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc             72217      0.01%     69.53% # Class of executed instruction
 system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.53% # Class of executed instruction
 system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.53% # Class of executed instruction
 system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.53% # Class of executed instruction
-system.cpu0.op_class::MemRead                92070454     15.83%     85.37% # Class of executed instruction
-system.cpu0.op_class::MemWrite               85113258     14.63%    100.00% # Class of executed instruction
+system.cpu0.op_class::MemRead                91875039     15.83%     85.35% # Class of executed instruction
+system.cpu0.op_class::MemWrite               85027076     14.65%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 581576758                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          6248192                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          500.818994                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          170762721                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          6248704                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            27.327702                       # Average number of references to valid blocks.
+system.cpu0.op_class::total                 580566843                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          6218107                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          503.352532                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          170512705                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          6218619                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            27.419706                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         33050500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   500.818994                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.978162                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.978162                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   503.352532                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.983110                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.983110                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        360582168                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       360582168                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     85561344                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       85561344                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     80310144                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      80310144                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       214412                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       214412                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       259689                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       259689                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      2079285                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      2079285                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2039805                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      2039805                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    166131177                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       166131177                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    166345589                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      166345589                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      3292661                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      3292661                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1484857                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1484857                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       774558                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       774558                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       823193                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total       823193                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       118361                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       118361                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data       156654                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total       156654                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      5600711                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       5600711                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      6375269                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      6375269                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     88854005                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     88854005                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     81795001                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     81795001                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       988970                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       988970                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      1082882                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1082882                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2197646                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      2197646                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2196459                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      2196459                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    171731888                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    171731888                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    172720858                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    172720858                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037057                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.037057                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018153                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.018153                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.783197                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.783197                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.760187                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.760187                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.053858                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.053858                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.071321                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.071321                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.032613                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.032613                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.036911                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.036911                       # miss rate for overall accesses
+system.cpu0.dcache.tags.tag_accesses        359988587                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       359988587                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     85387960                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       85387960                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     80242803                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      80242803                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       214677                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       214677                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       260385                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       260385                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      2076595                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      2076595                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2038168                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      2038168                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    165891148                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       165891148                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    166105825                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      166105825                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      3280646                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      3280646                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1472125                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      1472125                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       768471                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       768471                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       819890                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total       819890                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       117360                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       117360                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data       154684                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total       154684                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      5572661                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       5572661                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      6341132                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      6341132                       # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     88668606                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     88668606                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     81714928                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     81714928                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       983148                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       983148                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data      1080275                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1080275                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2193955                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      2193955                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2192852                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      2192852                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    171463809                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    171463809                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    172446957                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    172446957                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.036999                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.036999                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018015                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.018015                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.781643                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.781643                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.758964                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.758964                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.053492                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.053492                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.070540                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.070540                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.032501                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.032501                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.036771                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.036771                       # miss rate for overall accesses
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      6248192                       # number of writebacks
-system.cpu0.dcache.writebacks::total          6248192                       # number of writebacks
-system.cpu0.icache.tags.replacements          5479450                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.989014                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          489031557                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          5479962                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            89.239954                       # Average number of references to valid blocks.
+system.cpu0.dcache.writebacks::writebacks      6218107                       # number of writebacks
+system.cpu0.dcache.writebacks::total          6218107                       # number of writebacks
+system.cpu0.icache.tags.replacements          5488502                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.989005                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          488204417                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          5489014                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            88.942097                       # Average number of references to valid blocks.
 system.cpu0.icache.tags.warmup_cycle       5759896500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.989014                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.989005                       # Average occupied blocks per requestor
 system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999979                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          197                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          258                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          186                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        994503015                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       994503015                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    489031557                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      489031557                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    489031557                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       489031557                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    489031557                       # number of overall hits
-system.cpu0.icache.overall_hits::total      489031557                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      5479967                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      5479967                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      5479967                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       5479967                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      5479967                       # number of overall misses
-system.cpu0.icache.overall_misses::total      5479967                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    494511524                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    494511524                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    494511524                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    494511524                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    494511524                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    494511524                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011082                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.011082                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011082                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.011082                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011082                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.011082                       # miss rate for overall accesses
+system.cpu0.icache.tags.tag_accesses        992875891                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       992875891                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    488204417                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      488204417                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    488204417                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       488204417                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    488204417                       # number of overall hits
+system.cpu0.icache.overall_hits::total      488204417                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      5489019                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      5489019                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      5489019                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       5489019                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      5489019                       # number of overall misses
+system.cpu0.icache.overall_misses::total      5489019                       # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    493693436                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    493693436                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    493693436                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    493693436                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    493693436                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    493693436                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011118                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.011118                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011118                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.011118                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011118                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.011118                       # miss rate for overall accesses
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      5479450                       # number of writebacks
-system.cpu0.icache.writebacks::total          5479450                       # number of writebacks
+system.cpu0.icache.writebacks::writebacks      5488502                       # number of writebacks
+system.cpu0.icache.writebacks::total          5488502                       # number of writebacks
 system.cpu0.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
 system.cpu0.l2cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
 system.cpu0.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
 system.cpu0.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements         2651590                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16092.484650                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs          15457113                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs         2667587                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs            5.794418                       # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.replacements         2643580                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16147.870386                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs          15444293                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs         2659582                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs            5.807038                       # Average number of references to valid blocks.
 system.cpu0.l2cache.tags.warmup_cycle       290949000                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 15991.608429                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    49.291374                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    51.584847                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.976050                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003009                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.003148                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.982207                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023           77                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15920                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           56                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          226                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1478                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4821                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         4797                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         4598                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.004700                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.971680                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses       394865177                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses      394865177                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       294372                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       156640                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total        451012                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks      4430802                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total      4430802                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      7295441                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      7295441                       # number of WritebackClean hits
-system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          774                       # number of UpgradeReq hits
-system.cpu0.l2cache.UpgradeReq_hits::total          774                       # number of UpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       631554                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       631554                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      4983798                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      4983798                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2949332                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total      2949332                       # number of ReadSharedReq hits
-system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       218231                       # number of InvalidateReq hits
-system.cpu0.l2cache.InvalidateReq_hits::total       218231                       # number of InvalidateReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       294372                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker       156640                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      4983798                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data      3580886                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        9015696                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       294372                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker       156640                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      4983798                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data      3580886                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       9015696                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        11531                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         8761                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total        20292                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       140614                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total       140614                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       156654                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total       156654                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data       712280                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total       712280                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       496169                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total       496169                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1236248                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total      1236248                       # number of ReadSharedReq misses
-system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       604597                       # number of InvalidateReq misses
-system.cpu0.l2cache.InvalidateReq_misses::total       604597                       # number of InvalidateReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        11531                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker         8761                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst       496169                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data      1948528                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total      2464989                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        11531                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker         8761                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst       496169                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data      1948528                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total      2464989                       # number of overall misses
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       305903                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       165401                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total       471304                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks      4430802                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total      4430802                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      7295441                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      7295441                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       141388                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total       141388                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       156654                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total       156654                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1343834                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total      1343834                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      5479967                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      5479967                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      4185580                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total      4185580                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       822828                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::total       822828                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       305903                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       165401                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      5479967                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data      5529414                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total     11480685                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       305903                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       165401                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      5479967                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data      5529414                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total     11480685                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.037695                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.052968                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.043055                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.994526                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.994526                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.tags.occ_blocks::writebacks 16070.787170                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    39.567916                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    37.515300                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.980883                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.002415                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.002290                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.985588                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023           53                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15949                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           39                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1503                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4323                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         5407                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         4485                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.003235                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.973450                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses       394033422                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses      394033422                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       293436                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       155846                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total        449282                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks      4423360                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total      4423360                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      7281875                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      7281875                       # number of WritebackClean hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          738                       # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total          738                       # number of UpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       633298                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       633298                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      4991790                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      4991790                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2937635                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total      2937635                       # number of ReadSharedReq hits
+system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       218374                       # number of InvalidateReq hits
+system.cpu0.l2cache.InvalidateReq_hits::total       218374                       # number of InvalidateReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       293436                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker       155846                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      4991790                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data      3570933                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        9012005                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       293436                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker       155846                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      4991790                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data      3570933                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       9012005                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker        11306                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         8709                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total        20015                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       136695                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total       136695                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       154684                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total       154684                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data       701772                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total       701772                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       497229                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total       497229                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      1228842                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total      1228842                       # number of ReadSharedReq misses
+system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       601138                       # number of InvalidateReq misses
+system.cpu0.l2cache.InvalidateReq_misses::total       601138                       # number of InvalidateReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker        11306                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker         8709                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst       497229                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data      1930614                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total      2447858                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker        11306                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker         8709                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst       497229                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data      1930614                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total      2447858                       # number of overall misses
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       304742                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       164555                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total       469297                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks      4423360                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total      4423360                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      7281875                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      7281875                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       137433                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total       137433                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       154684                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total       154684                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1335070                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total      1335070                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      5489019                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      5489019                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      4166477                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total      4166477                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       819512                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::total       819512                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       304742                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       164555                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      5489019                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data      5501547                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total     11459863                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       304742                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       164555                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      5489019                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data      5501547                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total     11459863                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.037100                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.052925                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.042649                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.994630                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.994630                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.530036                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.530036                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.090542                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.090542                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.295359                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.295359                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.734779                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.734779                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.037695                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.052968                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.090542                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.352393                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.214707                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.037695                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.052968                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.090542                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.352393                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.214707                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.525644                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.525644                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.090586                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.090586                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.294936                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.294936                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.733532                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.733532                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.037100                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.052925                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.090586                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.350922                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.213603                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.037100                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.052925                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.090586                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.350922                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.213603                       # miss rate for overall accesses
 system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.writebacks::writebacks      1558575                       # number of writebacks
-system.cpu0.l2cache.writebacks::total         1558575                       # number of writebacks
-system.cpu0.toL2Bus.snoop_filter.tot_requests     24117057                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests     12284855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         1399                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops      1785822                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      1785488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          334                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        618755                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp     10284302                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        33226                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        33226                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty      4430802                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      7296840                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq       141388                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       156654                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       298042                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq      1343834                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp      1343834                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      5479967                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4185580                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq       822828                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateResp       822828                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     16525634                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     19681390                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       362662                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       722420                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total         37292106                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    701575188                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    753965416                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1450648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      2889680                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total        1459880932                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    6124419                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples     30450834                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.067260                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.250516                       # Request fanout histogram
+system.cpu0.l2cache.writebacks::writebacks      1554149                       # number of writebacks
+system.cpu0.l2cache.writebacks::total         1554149                       # number of writebacks
+system.cpu0.toL2Bus.snoop_filter.tot_requests     24067586                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests     12257514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests         1374                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops      1770017                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      1769681                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          336                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        619965                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp     10275461                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        33238                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        33238                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty      4423360                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      7283249                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq       137433                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       154684                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       292117                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq      1335070                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp      1335070                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      5489019                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4166477                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq       819512                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateResp       819512                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     16552790                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     19577101                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       363556                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       723958                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total         37217405                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    702733844                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    750256336                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1454224                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      2895832                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total        1457340236                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    6073545                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples     30354370                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.066939                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.249960                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0          28403043     93.28%     93.28% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1           2047457      6.72%    100.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2               334      0.00%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0          28322817     93.31%     93.31% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1           2031217      6.69%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2               336      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total      30450834                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::total      30354370                       # Request fanout histogram
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -658,45 +659,45 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   145097                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               145097                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walkWaitTime::samples       145097                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0         145097    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       145097                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walks                   144355                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               144355                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walkWaitTime::samples       144355                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0         144355    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       144355                       # Table walker wait (enqueue to first request) latency
 system.cpu1.dtb.walker.walksPending::samples   -274403872                       # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::0     -274403872    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::total   -274403872                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K       112288     88.82%     88.82% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M        14132     11.18%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total       126420                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       145097                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkPageSizes::4K       111959     88.88%     88.88% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        14012     11.12%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total       125971                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       144355                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       145097                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       126420                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       144355                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       125971                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       126420                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       271517                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       125971                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       270326                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    90839106                       # DTB read hits
-system.cpu1.dtb.read_misses                    112437                       # DTB read misses
-system.cpu1.dtb.write_hits                   81787747                       # DTB write hits
-system.cpu1.dtb.write_misses                    32660                       # DTB write misses
+system.cpu1.dtb.read_hits                    91325952                       # DTB read hits
+system.cpu1.dtb.read_misses                    111931                       # DTB read misses
+system.cpu1.dtb.write_hits                   82141676                       # DTB write hits
+system.cpu1.dtb.write_misses                    32424                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              49413                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_mva_asid              49426                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                   1118                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   44645                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_entries                   44858                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  4653                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                  4450                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                    11499                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                90951543                       # DTB read accesses
-system.cpu1.dtb.write_accesses               81820407                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    11485                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                91437883                       # DTB read accesses
+system.cpu1.dtb.write_accesses               82174100                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        172626853                       # DTB hits
-system.cpu1.dtb.misses                         145097                       # DTB misses
-system.cpu1.dtb.accesses                    172771950                       # DTB accesses
+system.cpu1.dtb.hits                        173467628                       # DTB hits
+system.cpu1.dtb.misses                         144355                       # DTB misses
+system.cpu1.dtb.accesses                    173611983                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -726,438 +727,438 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    61573                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                61573                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walkWaitTime::samples        61573                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          61573    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        61573                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walks                    61638                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                61638                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walkWaitTime::samples        61638                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          61638    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        61638                       # Table walker wait (enqueue to first request) latency
 system.cpu1.itb.walker.walksPending::samples   -274404872                       # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::0     -274404872    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::total   -274404872                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        54551     99.05%     99.05% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M          525      0.95%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        55076                       # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::4K        54650     99.05%     99.05% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M          526      0.95%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        55176                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        61573                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        61573                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        61638                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        61638                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        55076                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        55076                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       116649                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   481656543                       # ITB inst hits
-system.cpu1.itb.inst_misses                     61573                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        55176                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        55176                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       116814                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   483902380                       # ITB inst hits
+system.cpu1.itb.inst_misses                     61638                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
 system.cpu1.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              49413                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_mva_asid              49426                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                   1118                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   31343                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                   31512                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               481718116                       # ITB inst accesses
-system.cpu1.itb.hits                        481656543                       # DTB hits
-system.cpu1.itb.misses                          61573                       # DTB misses
-system.cpu1.itb.accesses                    481718116                       # DTB accesses
-system.cpu1.numCycles                     94513077683                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               483964018                       # ITB inst accesses
+system.cpu1.itb.hits                        483902380                       # DTB hits
+system.cpu1.itb.misses                          61638                       # DTB misses
+system.cpu1.itb.accesses                    483964018                       # DTB accesses
+system.cpu1.numCycles                     94433635768                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    6271                       # number of quiesce instructions executed
-system.cpu1.committedInsts                  481403040                       # Number of instructions committed
-system.cpu1.committedOps                    566527691                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses            519926686                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                376275                       # Number of float alu accesses
-system.cpu1.num_func_calls                   28379648                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts     73708476                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                   519926686                       # number of integer instructions
-system.cpu1.num_fp_insts                       376275                       # number of float instructions
-system.cpu1.num_int_register_reads          767885454                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes         413863113                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads              612543                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes             304496                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           127271010                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes          126985650                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                    172748485                       # number of memory refs
-system.cpu1.num_load_insts                   90938541                       # Number of load instructions
-system.cpu1.num_store_insts                  81809944                       # Number of store instructions
-system.cpu1.num_idle_cycles              93946236472.485764                       # Number of idle cycles
-system.cpu1.num_busy_cycles              566841210.514243                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.005997                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.994003                       # Percentage of idle cycles
-system.cpu1.Branches                        107246711                       # Number of branches fetched
+system.cpu1.kern.inst.quiesce                    6163                       # number of quiesce instructions executed
+system.cpu1.committedInsts                  483651505                       # Number of instructions committed
+system.cpu1.committedOps                    569122264                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses            522328734                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                379089                       # Number of float alu accesses
+system.cpu1.num_func_calls                   28525698                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts     74077236                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                   522328734                       # number of integer instructions
+system.cpu1.num_fp_insts                       379089                       # number of float instructions
+system.cpu1.num_int_register_reads          771436981                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes         415765246                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads              615128                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes             311192                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads           127876698                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes          127597836                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                    173588529                       # number of memory refs
+system.cpu1.num_load_insts                   91424864                       # Number of load instructions
+system.cpu1.num_store_insts                  82163665                       # Number of store instructions
+system.cpu1.num_idle_cycles              93864202487.047195                       # Number of idle cycles
+system.cpu1.num_busy_cycles              569433280.952807                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.006030                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.993970                       # Percentage of idle cycles
+system.cpu1.Branches                        107756231                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                392852056     69.31%     69.31% # Class of executed instruction
-system.cpu1.op_class::IntMult                 1138487      0.20%     69.51% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    60879      0.01%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc             36493      0.01%     69.52% # Class of executed instruction
+system.cpu1.op_class::IntAlu                394594292     69.30%     69.30% # Class of executed instruction
+system.cpu1.op_class::IntMult                 1146816      0.20%     69.50% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    61459      0.01%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc             37349      0.01%     69.52% # Class of executed instruction
 system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.52% # Class of executed instruction
 system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.52% # Class of executed instruction
 system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.52% # Class of executed instruction
-system.cpu1.op_class::MemRead                90938541     16.04%     85.57% # Class of executed instruction
-system.cpu1.op_class::MemWrite               81809944     14.43%    100.00% # Class of executed instruction
+system.cpu1.op_class::MemRead                91424864     16.06%     85.57% # Class of executed instruction
+system.cpu1.op_class::MemWrite               82163665     14.43%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                 566836400                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements          5963482                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          422.067067                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs          166672957                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs          5963994                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            27.946533                       # Average number of references to valid blocks.
+system.cpu1.op_class::total                 569428445                       # Class of executed instruction
+system.cpu1.dcache.tags.replacements          6003966                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          423.687505                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs          167475451                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs          6004478                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            27.891759                       # Average number of references to valid blocks.
 system.cpu1.dcache.tags.warmup_cycle     8470277778500                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   422.067067                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.824350                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.824350                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   423.687505                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.827515                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.827515                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0          348                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          164                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          264                       # Occupied blocks per task id
 system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses        351517490                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses       351517490                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data     84375671                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total       84375671                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data     77626026                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total      77626026                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data       188285                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total       188285                       # number of SoftPFReq hits
-system.cpu1.dcache.WriteLineReq_hits::cpu1.data        64910                       # number of WriteLineReq hits
-system.cpu1.dcache.WriteLineReq_hits::total        64910                       # number of WriteLineReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      2062470                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total      2062470                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data      2047982                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total      2047982                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data    162066607                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total       162066607                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data    162254892                       # number of overall hits
-system.cpu1.dcache.overall_hits::total      162254892                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data      3369907                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total      3369907                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data      1463877                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total      1463877                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data       790298                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total       790298                       # number of SoftPFReq misses
-system.cpu1.dcache.WriteLineReq_misses::cpu1.data       435843                       # number of WriteLineReq misses
-system.cpu1.dcache.WriteLineReq_misses::total       435843                       # number of WriteLineReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       145888                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total       145888                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data       158992                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total       158992                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data      5269627                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total       5269627                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data      6059925                       # number of overall misses
-system.cpu1.dcache.overall_misses::total      6059925                       # number of overall misses
-system.cpu1.dcache.ReadReq_accesses::cpu1.data     87745578                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total     87745578                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data     79089903                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total     79089903                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       978583                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total       978583                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       500753                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::total       500753                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      2208358                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total      2208358                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      2206974                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total      2206974                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data    167336234                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total    167336234                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data    168314817                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total    168314817                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.038405                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.038405                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018509                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.018509                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.807594                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.807594                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.870375                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::total     0.870375                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.066062                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.066062                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.072041                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.072041                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031491                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.031491                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.036004                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.036004                       # miss rate for overall accesses
+system.cpu1.dcache.tags.tag_accesses        353236361                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses       353236361                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     84832048                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       84832048                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data     77963660                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total      77963660                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data       187526                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total       187526                       # number of SoftPFReq hits
+system.cpu1.dcache.WriteLineReq_hits::cpu1.data        65427                       # number of WriteLineReq hits
+system.cpu1.dcache.WriteLineReq_hits::total        65427                       # number of WriteLineReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      2067288                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total      2067288                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data      2056969                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total      2056969                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data    162861135                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total       162861135                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data    163048661                       # number of overall hits
+system.cpu1.dcache.overall_hits::total      163048661                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data      3388721                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total      3388721                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data      1469364                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total      1469364                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data       795051                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total       795051                       # number of SoftPFReq misses
+system.cpu1.dcache.WriteLineReq_misses::cpu1.data       438458                       # number of WriteLineReq misses
+system.cpu1.dcache.WriteLineReq_misses::total       438458                       # number of WriteLineReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       148516                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total       148516                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data       157576                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total       157576                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data      5296543                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total       5296543                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data      6091594                       # number of overall misses
+system.cpu1.dcache.overall_misses::total      6091594                       # number of overall misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     88220769                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     88220769                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data     79433024                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total     79433024                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       982577                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total       982577                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       503885                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::total       503885                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      2215804                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total      2215804                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      2214545                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total      2214545                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data    168157678                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total    168157678                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data    169140255                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total    169140255                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.038412                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.038412                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018498                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.018498                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.809149                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.809149                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.870155                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::total     0.870155                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.067026                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.067026                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.071155                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.071155                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031497                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.031497                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.036015                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.036015                       # miss rate for overall accesses
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks      5963482                       # number of writebacks
-system.cpu1.dcache.writebacks::total          5963482                       # number of writebacks
-system.cpu1.icache.tags.replacements          4804881                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          496.439171                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs          476906226                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs          4805393                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            99.243959                       # Average number of references to valid blocks.
+system.cpu1.dcache.writebacks::writebacks      6003966                       # number of writebacks
+system.cpu1.dcache.writebacks::total          6003966                       # number of writebacks
+system.cpu1.icache.tags.replacements          4799154                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          496.426080                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs          479157890                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs          4799666                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            99.831507                       # Average number of references to valid blocks.
 system.cpu1.icache.tags.warmup_cycle     8470205816000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.439171                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.969608                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.969608                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.426080                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.969582                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.969582                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses        968228631                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses       968228631                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst    476906226                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total      476906226                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst    476906226                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total       476906226                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst    476906226                       # number of overall hits
-system.cpu1.icache.overall_hits::total      476906226                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst      4805393                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total      4805393                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst      4805393                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total       4805393                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst      4805393                       # number of overall misses
-system.cpu1.icache.overall_misses::total      4805393                       # number of overall misses
-system.cpu1.icache.ReadReq_accesses::cpu1.inst    481711619                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total    481711619                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst    481711619                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total    481711619                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst    481711619                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total    481711619                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009976                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.009976                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009976                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.009976                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009976                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.009976                       # miss rate for overall accesses
+system.cpu1.icache.tags.tag_accesses        972714778                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses       972714778                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst    479157890                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total      479157890                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst    479157890                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total       479157890                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst    479157890                       # number of overall hits
+system.cpu1.icache.overall_hits::total      479157890                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst      4799666                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total      4799666                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst      4799666                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total       4799666                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst      4799666                       # number of overall misses
+system.cpu1.icache.overall_misses::total      4799666                       # number of overall misses
+system.cpu1.icache.ReadReq_accesses::cpu1.inst    483957556                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total    483957556                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst    483957556                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total    483957556                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst    483957556                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total    483957556                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009918                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.009918                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009918                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.009918                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.009918                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks      4804881                       # number of writebacks
-system.cpu1.icache.writebacks::total          4804881                       # number of writebacks
+system.cpu1.icache.writebacks::writebacks      4799154                       # number of writebacks
+system.cpu1.icache.writebacks::total          4799154                       # number of writebacks
 system.cpu1.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
 system.cpu1.l2cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
 system.cpu1.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
 system.cpu1.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements         2274505                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       13370.273853                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs          14355408                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs         2290637                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs            6.266994                       # Average number of references to valid blocks.
-system.cpu1.l2cache.tags.warmup_cycle    9713557342500                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 13266.664229                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    44.449121                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    59.160502                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.809733                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.002713                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.003611                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.816057                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           66                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        16066                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::0            1                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           37                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           12                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          307                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1542                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         5867                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         4427                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         3923                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004028                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.980591                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses       364664430                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses      364664430                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       349739                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       155441                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total        505180                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks      4030758                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total      4030758                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks      6737219                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total      6737219                       # number of WritebackClean hits
-system.cpu1.l2cache.UpgradeReq_hits::cpu1.data         1036                       # number of UpgradeReq hits
-system.cpu1.l2cache.UpgradeReq_hits::total         1036                       # number of UpgradeReq hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data       606945                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total       606945                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      4338204                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total      4338204                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      3075973                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total      3075973                       # number of ReadSharedReq hits
-system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       162958                       # number of InvalidateReq hits
-system.cpu1.l2cache.InvalidateReq_hits::total       162958                       # number of InvalidateReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       349739                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker       155441                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst      4338204                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data      3682918                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total        8526302                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       349739                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker       155441                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst      4338204                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data      3682918                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total       8526302                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        12351                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         9805                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total        22156                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       147585                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total       147585                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       158992                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total       158992                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data       708546                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total       708546                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       467189                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total       467189                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data      1230120                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total      1230120                       # number of ReadSharedReq misses
-system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       272650                       # number of InvalidateReq misses
-system.cpu1.l2cache.InvalidateReq_misses::total       272650                       # number of InvalidateReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        12351                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker         9805                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst       467189                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data      1938666                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total      2428011                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        12351                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker         9805                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst       467189                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data      1938666                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total      2428011                       # number of overall misses
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       362090                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       165246                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total       527336                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks      4030758                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total      4030758                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks      6737219                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total      6737219                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       148621                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total       148621                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       158992                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total       158992                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1315491                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total      1315491                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      4805393                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total      4805393                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      4306093                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total      4306093                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       435608                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::total       435608                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       362090                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       165246                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst      4805393                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data      5621584                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total     10954313                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       362090                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       165246                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst      4805393                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data      5621584                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total     10954313                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.034110                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.059336                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.042015                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.993029                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.993029                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.tags.replacements         2283161                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       13345.955021                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs          14389871                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs         2299207                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs            6.258624                       # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle    10262240501000                       # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 13228.741418                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    51.265537                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    65.948066                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.807418                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003129                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.004025                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.814572                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           89                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        15957                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2           53                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           15                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           20                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1511                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         6067                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         4384                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         3784                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.005432                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.973938                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses       365657601                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses      365657601                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       347777                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       155733                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total        503510                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks      4070389                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total      4070389                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks      6732353                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total      6732353                       # number of WritebackClean hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data         1054                       # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total         1054                       # number of UpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data       615614                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total       615614                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      4333068                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total      4333068                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      3106952                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total      3106952                       # number of ReadSharedReq hits
+system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       166128                       # number of InvalidateReq hits
+system.cpu1.l2cache.InvalidateReq_hits::total       166128                       # number of InvalidateReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       347777                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker       155733                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst      4333068                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data      3722566                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total        8559144                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       347777                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker       155733                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst      4333068                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data      3722566                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total       8559144                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        12333                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         9620                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total        21953                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       143903                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total       143903                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       157576                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total       157576                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data       709038                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total       709038                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       466598                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total       466598                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data      1225336                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total      1225336                       # number of ReadSharedReq misses
+system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       272085                       # number of InvalidateReq misses
+system.cpu1.l2cache.InvalidateReq_misses::total       272085                       # number of InvalidateReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        12333                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker         9620                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst       466598                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data      1934374                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total      2422925                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        12333                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker         9620                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst       466598                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data      1934374                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total      2422925                       # number of overall misses
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       360110                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       165353                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total       525463                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks      4070389                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total      4070389                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks      6732353                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total      6732353                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       144957                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total       144957                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       157576                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total       157576                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1324652                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total      1324652                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      4799666                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total      4799666                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      4332288                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total      4332288                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       438213                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::total       438213                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       360110                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       165353                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst      4799666                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data      5656940                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total     10982069                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       360110                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       165353                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst      4799666                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data      5656940                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total     10982069                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.034248                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.058179                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.041778                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.992729                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.992729                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.538617                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.538617                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.097222                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.097222                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.285670                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.285670                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.625907                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.625907                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.034110                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.059336                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.097222                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.344861                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.221649                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.034110                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.059336                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.097222                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.344861                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.221649                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.535264                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.535264                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.097215                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.097215                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.282838                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.282838                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.620897                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.620897                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.034248                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.058179                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.097215                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.341947                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.220626                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.034248                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.058179                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.097215                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.341947                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.220626                       # miss rate for overall accesses
 system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.writebacks::writebacks      1199052                       # number of writebacks
-system.cpu1.l2cache.writebacks::total         1199052                       # number of writebacks
-system.cpu1.toL2Bus.snoop_filter.tot_requests     22219600                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests     11357015                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          386                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops      1768706                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      1768522                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq        610577                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp      9722063                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         5621                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         5621                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty      4030758                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean      6737605                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq       148621                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       158992                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp       307613                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq      1315491                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp      1315491                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq      4805393                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4306093                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq       435608                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateResp       435608                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     14415927                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     18716020                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       368094                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side       841114                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total         34341155                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    615058056                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    741477723                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1472376                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      3364456                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total        1361372611                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                    5725702                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples     28118123                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.072932                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.260049                       # Request fanout histogram
+system.cpu1.l2cache.writebacks::writebacks      1211269                       # number of writebacks
+system.cpu1.l2cache.writebacks::total         1211269                       # number of writebacks
+system.cpu1.toL2Bus.snoop_filter.tot_requests     22276444                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests     11381625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          378                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops      1756231                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      1756065                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          166                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq        608590                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp      9740544                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq         5562                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp         5562                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty      4070389                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean      6732731                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq       144957                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       157576                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp       302533                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq      1324652                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp      1324652                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq      4799666                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4332288                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq       438213                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateResp       438213                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     14398746                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     18822028                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       368476                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side       836878                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total         34426128                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    614325000                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    746331191                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1473904                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      3347512                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total        1365477607                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                    5687998                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples     28144557                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.072239                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.258905                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0          26067606     92.71%     92.71% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1           2050333      7.29%    100.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2               184      0.00%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0          26111598     92.78%     92.78% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1           2032793      7.22%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2               166      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total      28118123                       # Request fanout histogram
-system.iobus.trans_dist::ReadReq                40311                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40311                       # Transaction distribution
+system.cpu1.toL2Bus.snoop_fanout::total      28144557                       # Request fanout histogram
+system.iobus.trans_dist::ReadReq                40301                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40301                       # Transaction distribution
 system.iobus.trans_dist::WriteReq              136636                       # Transaction distribution
 system.iobus.trans_dist::WriteResp             136636                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47650                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47642                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           14                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           16                       # Packet count per connected master and slave (bytes)
@@ -1170,13 +1171,13 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29600                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       122584                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231230                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       231230                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       122576                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231218                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       231218                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353894                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47670                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353874                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47662                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
@@ -1189,54 +1190,54 @@ system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17587                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       155691                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338936                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7338936                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       155683                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338888                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7338888                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7496713                       # Cumulative packet size per connected master and slave (bytes)
-system.iocache.tags.replacements               115596                       # number of replacements
-system.iocache.tags.tagsinuse               11.294855                       # Cycle average of tags in use
+system.iobus.pkt_size::total                  7496657                       # Cumulative packet size per connected master and slave (bytes)
+system.iocache.tags.replacements               115590                       # number of replacements
+system.iocache.tags.tagsinuse               11.289214                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115612                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115606                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         9107775783009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     3.848747                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     7.446108                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.240547                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.465382                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.705928                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         9107775784009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.856196                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     7.433018                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.241012                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.464564                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.705576                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1040892                       # Number of tag accesses
-system.iocache.tags.data_accesses             1040892                       # Number of data accesses
+system.iocache.tags.tag_accesses              1040838                       # Number of tag accesses
+system.iocache.tags.data_accesses             1040838                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8887                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8924                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8881                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8918                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106728                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106728                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115615                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115655                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115609                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115649                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115615                       # number of overall misses
-system.iocache.overall_misses::total           115655                       # number of overall misses
+system.iocache.overall_misses::realview.ide       115609                       # number of overall misses
+system.iocache.overall_misses::total           115649                       # number of overall misses
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8887                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8924                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8881                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8918                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115615                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115655                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115609                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115649                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115615                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115655                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115609                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115649                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -1258,254 +1259,260 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks          106694                       # number of writebacks
 system.iocache.writebacks::total               106694                       # number of writebacks
-system.l2c.tags.replacements                  1766126                       # number of replacements
-system.l2c.tags.tagsinuse                63106.596515                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4618110                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1825499                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     2.529780                       # Average number of references to valid blocks.
+system.l2c.tags.replacements                  1772279                       # number of replacements
+system.l2c.tags.tagsinuse                63191.056766                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4630026                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1831889                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     2.527460                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                514828500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   34858.975183                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker    68.002297                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   102.298868                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     3405.442592                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     8003.318713                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   244.723732                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   389.512702                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     2881.151775                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data    13153.170652                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.531906                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.001561                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.051963                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.122121                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.003734                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.005943                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.043963                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.200701                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.962930                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023          203                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        59170                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          200                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          472                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         3156                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         5264                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        50220                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.003098                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.902863                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 73355182                       # Number of tag accesses
-system.l2c.tags.data_accesses                73355182                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks      2757627                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         2757627                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data           19019                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data           16164                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               35183                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data          2641                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data          2463                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total              5104                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           198159                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data           177179                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               375338                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6315                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker         4649                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst       438189                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       723007                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         5487                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker         3779                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst       426355                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       685222                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          2293003                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       118931                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       103897                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           222828                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          6315                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          4649                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              438189                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              921166                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          5487                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          3779                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              426355                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              862401                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2668341                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         6315                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         4649                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             438189                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             921166                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         5487                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         3779                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             426355                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             862401                       # number of overall hits
-system.l2c.overall_hits::total                2668341                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data         65379                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         61938                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total            127317                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data         6666                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data         6353                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total           13019                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         385718                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data         415753                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             801471                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         2451                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.itb.walker         2053                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        57980                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       180523                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         3403                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.itb.walker         3345                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst        40834                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       186956                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         477545                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       477269                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       162394                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         639663                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         2451                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         2053                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             57980                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            566241                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         3403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         3345                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             40834                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            602709                       # number of demand (read+write) misses
-system.l2c.demand_misses::total               1279016                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         2451                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         2053                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            57980                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           566241                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         3403                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         3345                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            40834                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           602709                       # number of overall misses
-system.l2c.overall_misses::total              1279016                       # number of overall misses
-system.l2c.WritebackDirty_accesses::writebacks      2757627                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      2757627                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        84398                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data        78102                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total          162500                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data         9307                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data         8816                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total         18123                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       583877                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       592932                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total          1176809                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         8766                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         6702                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst       496169                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       903530                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         8890                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7124                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst       467189                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       872178                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      2770548                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       596200                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       266291                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total       862491                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         8766                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         6702                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          496169                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         1487407                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         8890                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         7124                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          467189                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data         1465110                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             3947357                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         8766                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         6702                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         496169                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        1487407                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         8890                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         7124                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         467189                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data        1465110                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            3947357                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.774651                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.793040                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.783489                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.716235                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.720622                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.718369                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.660615                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.701182                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.681054                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.279603                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.306326                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.116855                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.199797                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.382790                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.469540                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.087404                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.214355                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.172365                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.800518                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.609837                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.741646                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.279603                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.306326                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.116855                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.380690                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.382790                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.469540                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.087404                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.411375                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.324018                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.279603                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.306326                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.116855                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.380690                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.382790                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.469540                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.087404                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.411375                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.324018                       # miss rate for overall accesses
+system.l2c.tags.occ_blocks::writebacks   34852.259954                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker    35.728290                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker    43.277467                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     3264.617227                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     6940.607740                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   274.307726                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   426.439632                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2871.138387                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data    14482.680343                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.531803                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000545                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000660                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.049814                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.105905                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.004186                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.006507                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.043810                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.220988                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.964219                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023          206                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        59404                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          204                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          483                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         3390                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5782                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        49679                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.003143                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.906433                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 73419992                       # Number of tag accesses
+system.l2c.tags.data_accesses                73419992                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks      2765418                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         2765418                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data           17779                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data           15575                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               33354                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data          2588                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data          2404                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total              4992                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           200286                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data           176214                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               376500                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         6410                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker         4846                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst       439050                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       727042                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         5703                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker         3689                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst       424901                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       685160                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          2296801                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       115689                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       102800                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           218489                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          6410                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          4846                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              439050                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              927328                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          5703                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          3689                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              424901                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              861374                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2673301                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         6410                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         4846                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             439050                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             927328                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         5703                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         3689                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             424901                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             861374                       # number of overall hits
+system.l2c.overall_hits::total                2673301                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data         64906                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         60031                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total            124937                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data         6479                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data         6386                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total           12865                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         376689                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data         423433                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             800122                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         2349                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1944                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        58179                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       178934                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         3469                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.itb.walker         3479                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst        41697                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       188396                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         478447                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       477304                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       163191                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         640495                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         2349                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         1944                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             58179                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            555623                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         3469                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         3479                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             41697                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            611829                       # number of demand (read+write) misses
+system.l2c.demand_misses::total               1278569                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         2349                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         1944                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            58179                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           555623                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         3469                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         3479                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            41697                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           611829                       # number of overall misses
+system.l2c.overall_misses::total              1278569                       # number of overall misses
+system.l2c.WritebackDirty_accesses::writebacks      2765418                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      2765418                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        82685                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data        75606                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total          158291                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data         9067                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data         8790                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total         17857                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       576975                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       599647                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total          1176622                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         8759                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         6790                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst       497229                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       905976                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         9172                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7168                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst       466598                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       873556                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      2775248                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       592993                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       265991                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total       858984                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         8759                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         6790                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          497229                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         1482951                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         9172                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         7168                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          466598                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data         1473203                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             3951870                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         8759                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         6790                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         497229                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        1482951                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         9172                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         7168                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         466598                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data        1473203                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            3951870                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.784979                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.793998                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.789287                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.714569                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.726507                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.720446                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.652869                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.706137                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.680016                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.268181                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.286303                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.117006                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.197504                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.378216                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.485352                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.089364                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.215666                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.172398                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.804907                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.613521                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.745643                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.268181                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.286303                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.117006                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.374674                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.378216                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.485352                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.089364                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.415305                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.323535                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.268181                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.286303                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.117006                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.374674                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.378216                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.485352                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.089364                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.415305                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.323535                       # miss rate for overall accesses
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1473799                       # number of writebacks
-system.l2c.writebacks::total                  1473799                       # number of writebacks
-system.membus.trans_dist::ReadReq               82185                       # Transaction distribution
-system.membus.trans_dist::ReadResp             568654                       # Transaction distribution
-system.membus.trans_dist::WriteReq              38847                       # Transaction distribution
-system.membus.trans_dist::WriteResp             38847                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1580493                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           246676                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq           346899                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq         310542                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp          162598                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            787734                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           783864                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        486469                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        741739                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp       741739                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122584                       # Packet count per connected master and slave (bytes)
+system.l2c.writebacks::writebacks             1477304                       # number of writebacks
+system.l2c.writebacks::total                  1477304                       # number of writebacks
+system.membus.snoop_filter.tot_requests       4491425                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      2595543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         3224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               82119                       # Transaction distribution
+system.membus.trans_dist::ReadResp             569484                       # Transaction distribution
+system.membus.trans_dist::WriteReq              38800                       # Transaction distribution
+system.membus.trans_dist::WriteResp             38800                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1583998                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           246737                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq           335468                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq         307268                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp          157952                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            787861                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           784470                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        487365                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        742728                       # Transaction distribution
+system.membus.trans_dist::InvalidateResp       742728                       # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122576                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           92                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        27742                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      6419962                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      6570380                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       346906                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       346906                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                6917286                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155691                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        27524                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      6408698                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      6558890                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       346888                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       346888                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                6905778                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155683                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          204                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        55484                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    175247068                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    175458447                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7399552                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7399552                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               182857999                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        55048                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    175567900                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    175778835                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7399168                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7399168                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               183178003                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           4621584                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.snoop_fanout::samples           4612344                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.007156                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.084293                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 4621584    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 4579336     99.28%     99.28% # Request fanout histogram
+system.membus.snoop_fanout::1                   33008      0.72%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             4621584                       # Request fanout histogram
+system.membus.snoop_fanout::total             4612344                       # Request fanout histogram
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
 system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
@@ -1558,43 +1565,43 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     11149977                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      5745476                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests      1663139                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops         131712                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops       118684                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops        13028                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              82187                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           3554361                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             38847                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            38847                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      2757627                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2018256                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          359820                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq        315646                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp         675466                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq          1363961                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp         1363961                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      3472174                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq       862491                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp       862491                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      9530168                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      8235967                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              17766135                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    255951612                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    230454307                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              486405919                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         1999071                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples         13268387                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.283691                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.452962                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests     11113814                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      5721773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests      1636305                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops         133991                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops       120343                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops        13648                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              82121                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           3542094                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             38800                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            38800                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      2765418                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2011530                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          348672                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq        312260                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp         660932                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq          1356975                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp         1356975                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      3459973                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq       858984                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp       858984                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      9470177                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      8222341                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              17692518                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    254644772                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    231031359                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              485676131                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1806287                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples         13039342                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.283997                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.453251                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                9517290     71.73%     71.73% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                3738069     28.17%     99.90% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                  13028      0.10%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                9349855     71.70%     71.70% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                3675839     28.19%     99.90% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                  13648      0.10%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total           13268387                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::total           13039342                       # Request fanout histogram
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt
index a0709a582..8deb7dd1b 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.111167                       # Nu
 sim_ticks                                51111167216500                       # Number of ticks simulated
 final_tick                               51111167216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1114977                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1310339                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            58020354238                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 675736                       # Number of bytes of host memory used
-host_seconds                                   880.92                       # Real time elapsed on the host
+host_inst_rate                                1142928                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1343188                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            59474849541                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 670860                       # Number of bytes of host memory used
+host_seconds                                   859.37                       # Real time elapsed on the host
 sim_insts                                   982203438                       # Number of instructions simulated
 sim_ops                                    1154301153                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt
index 3b055f28d..b7a4b232f 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt
@@ -1,168 +1,168 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 47.460623                       # Number of seconds simulated
-sim_ticks                                47460623015500                       # Number of ticks simulated
-final_tick                               47460623015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 47.522770                       # Number of seconds simulated
+sim_ticks                                47522770414500                       # Number of ticks simulated
+final_tick                               47522770414500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 734945                       # Simulator instruction rate (inst/s)
-host_op_rate                                   864481                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            39854660745                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 745756                       # Number of bytes of host memory used
-host_seconds                                  1190.84                       # Real time elapsed on the host
-sim_insts                                   875204273                       # Number of instructions simulated
-sim_ops                                    1029460892                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 771698                       # Simulator instruction rate (inst/s)
+host_op_rate                                   907739                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            41601502224                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 746908                       # Number of bytes of host memory used
+host_seconds                                  1142.33                       # Real time elapsed on the host
+sim_insts                                   881535802                       # Number of instructions simulated
+sim_ops                                    1036940641                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker        81920                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker        78144                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          3183732                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         11874696                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher     12415040                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       115712                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       117120                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          2511992                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          9752208                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher     13330752                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        455552                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             53916868                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      3183732                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      2511992                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         5695724                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     73320768                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker        93760                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker        96448                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          3323828                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         13811400                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher     14713664                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       137344                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       135424                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          2499960                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          9313680                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher     12080896                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        425472                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             56631876                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      3323828                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      2499960                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         5823788                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     75221696                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data             4                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          73341352                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         1280                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         1221                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             90153                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            185555                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       193985                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         1808                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         1830                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             39338                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            152391                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher       208293                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           7118                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                882972                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1145637                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total          75242280                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         1465                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         1507                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             92342                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            215816                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       229901                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         2146                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         2116                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             39150                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            145539                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher       188764                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6648                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                925394                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1175339                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                1                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1148211                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          1726                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          1647                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               67082                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              250201                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher       261586                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          2438                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          2468                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               52928                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              205480                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       280880                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             9599                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1136034                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          67082                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          52928                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             120009                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1544876                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data                434                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1177913                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          1973                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          2030                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               69942                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              290627                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher       309613                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          2890                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          2850                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               52606                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              195984                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       254213                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             8953                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1191679                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          69942                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          52606                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             122547                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1582856                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data                433                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  0                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1545310                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1544876                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         1726                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         1647                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              67082                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             250635                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher       261586                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         2438                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         2468                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              52928                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             205480                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       280880                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            9599                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2681343                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        882972                       # Number of read requests accepted
-system.physmem.writeReqs                      1148211                       # Number of write requests accepted
-system.physmem.readBursts                      882972                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1148211                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 56486656                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     23552                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  73339968                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  53916868                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               73341352                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      368                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    2256                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bw_write::total                1583289                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1582856                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         1973                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         2030                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              69942                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             291060                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher       309613                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         2890                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         2850                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              52606                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             195984                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       254213                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            8953                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2774968                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        925394                       # Number of read requests accepted
+system.physmem.writeReqs                      1177913                       # Number of write requests accepted
+system.physmem.readBursts                      925394                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                    1177913                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 59200512                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                     24704                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                  75241664                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  56631876                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               75242280                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      386                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    2246                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               53897                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               57581                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               50596                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               56941                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               52224                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               57867                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               48622                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               53589                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               50057                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               95322                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              46946                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              52908                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              47194                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              52526                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              52237                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              54097                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               68696                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               73430                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               69832                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               74009                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               72053                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               74820                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               69700                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               72497                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               69824                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               74930                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              66965                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              71787                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              69900                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              73092                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              71437                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              72965                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               52385                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               62471                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               52469                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               57006                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               52192                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               61065                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               52770                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               53841                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               49119                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               95933                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              50791                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              57135                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              57588                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              62036                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              54549                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              53658                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               70290                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               77699                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               70837                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               75524                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               70767                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               75365                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               70544                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               72537                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               71114                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               74364                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              70757                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              75591                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              74466                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              78806                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              73579                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              73411                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          49                       # Number of times write queue was full causing retry
-system.physmem.totGap                    47460619650000                       # Total gap between requests
+system.physmem.numWrRetry                          43                       # Number of times write queue was full causing retry
+system.physmem.totGap                    47522767065000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                   43195                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      25                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       5                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  839747                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  882169                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      2                       # Write request sizes (log2)
 system.physmem.writePktSize::3                   2572                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1145637                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    632223                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     71339                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     35282                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     31150                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                     27029                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                     24072                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                     21057                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                     18521                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                     14779                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      2467                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                     1357                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      874                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      674                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      507                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                      376                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                      293                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                      241                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                      190                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                      100                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       69                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        1                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                1175339                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    655692                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     79783                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     38713                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     33532                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                     28749                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                     25275                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                     22122                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                     17971                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                     15915                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                      2679                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                     1375                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      894                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      696                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      480                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                      338                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                      279                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                      203                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                      169                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                       82                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                       59                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20                        2                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
@@ -188,164 +188,169 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    33201                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    39474                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    49559                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    52179                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    57658                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    60584                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    63950                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    67460                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    69091                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    68874                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    71191                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    73992                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    71007                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    71950                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    78189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    71162                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    66652                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    64454                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     3233                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                     1565                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                     1104                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      916                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      789                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      640                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      509                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      414                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      499                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      407                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      311                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      378                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      363                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      334                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      316                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      272                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      329                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      377                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      291                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      282                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      209                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      255                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      182                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      250                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      170                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                      175                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                      180                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                      178                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       78                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                      141                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       939668                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      138.161751                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      95.082106                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     185.728908                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         647019     68.86%     68.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       180648     19.22%     88.08% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        40379      4.30%     92.38% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        17830      1.90%     94.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        14299      1.52%     95.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         8441      0.90%     96.70% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5223      0.56%     97.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         4905      0.52%     97.77% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        20924      2.23%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         939668                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         60779                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        14.521496                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      130.920998                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          60776    100.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::15                    31337                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    39682                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    50193                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    56075                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    61286                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    64392                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    67139                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    68853                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    71615                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    71812                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    75238                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    77530                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    73364                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    73677                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    78266                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    71127                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    65923                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    63783                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                     2418                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                     1729                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                     1342                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      960                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      671                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      613                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      609                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      406                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      401                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      451                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      407                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      408                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      328                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      398                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      326                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      274                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      325                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      269                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      200                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      213                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      235                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      212                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      179                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                      119                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                      103                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       99                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                      108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       79                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                      126                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       971842                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      138.337154                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean      95.235739                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     185.809364                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         667325     68.67%     68.67% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255       188611     19.41%     88.07% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        42123      4.33%     92.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        19056      1.96%     94.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639        13469      1.39%     95.75% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         8562      0.88%     96.64% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         6056      0.62%     97.26% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         5131      0.53%     97.79% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        21509      2.21%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         971842                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         61007                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        15.162244                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      130.580515                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023          61004    100.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::20480-21503            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::23552-24575            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           60779                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         60779                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        18.854160                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.212866                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        7.632019                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19           48749     80.21%     80.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23            9610     15.81%     96.02% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27             589      0.97%     96.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31             189      0.31%     97.30% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35             137      0.23%     97.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39             124      0.20%     97.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43             218      0.36%     98.09% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              91      0.15%     98.24% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             270      0.44%     98.68% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              61      0.10%     98.78% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59              30      0.05%     98.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              50      0.08%     98.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67             255      0.42%     99.33% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71              52      0.09%     99.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75              24      0.04%     99.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              99      0.16%     99.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83             170      0.28%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               3      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               2      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               2      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             1      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-107             2      0.00%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             3      0.00%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.00%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131            22      0.04%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             1      0.00%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             1      0.00%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             2      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147            13      0.02%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::148-151             3      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             3      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::204-207             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           60779                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    27990688881                       # Total ticks spent queuing
-system.physmem.totMemAccLat               44539513881                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   4413020000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       31713.76                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total           61007                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         61007                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        19.270756                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.528593                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev        7.773323                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19           49057     80.41%     80.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23            4844      7.94%     88.35% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27            2913      4.77%     93.13% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31            1752      2.87%     96.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             961      1.58%     97.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39             299      0.49%     98.06% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43             177      0.29%     98.35% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47             148      0.24%     98.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              74      0.12%     98.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55              52      0.09%     98.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59              27      0.04%     98.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63              55      0.09%     98.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             405      0.66%     99.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71              51      0.08%     99.69% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75              50      0.08%     99.77% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79              40      0.07%     99.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83              25      0.04%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               4      0.01%     99.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               4      0.01%     99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               4      0.01%     99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               2      0.00%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             1      0.00%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             4      0.01%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             8      0.01%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             1      0.00%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             2      0.00%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            16      0.03%     99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             4      0.01%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             7      0.01%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             1      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::148-151             3      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             2      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             8      0.01%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::164-167             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-179             2      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::200-203             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           61007                       # Writes before turning the bus around for reads
+system.physmem.totQLat                    29196891613                       # Total ticks spent queuing
+system.physmem.totMemAccLat               46540791613                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   4625040000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       31563.93                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  50463.76                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.19                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.55                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.14                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.55                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  50313.93                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           1.25                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.58                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        1.19                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.58                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.60                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.42                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     659544                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    429323                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   74.73                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  37.46                       # Row buffer hit rate for writes
-system.physmem.avgGap                     23365998.85                       # Average gap between requests
-system.physmem.pageHitRate                      53.68                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 3575759040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 1951059000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                3364272600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3726194400                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3099896966400                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1199863250505                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           27423860344500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             31736237846445                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.685699                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   45621402632571                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1584814400000                       # Time in different power states
+system.physmem.avgRdQLen                         1.14                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        24.93                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     690198                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    438618                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   74.62                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  37.31                       # Row buffer hit rate for writes
+system.physmem.avgGap                     22594308.42                       # Average gap between requests
+system.physmem.pageHitRate                      53.74                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 3631876920                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                 1981678875                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                3464752200                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               3781488240                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3103956292320                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1186873055955                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           27472545160500                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             31776234305010                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              668.652826                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   45702691627494                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1586889720000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    254405603429                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    233188460006                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 3528047880                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 1925026125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                3519999600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3699373680                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3099896966400                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1198418138910                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           27425127986250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             31736115538845                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.683122                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   45623502554973                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1584814400000                       # Time in different power states
+system.physmem_1.actEnergy                 3715248600                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                 2027169375                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                3750271200                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               3836730240                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3103956292320                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1194406095015                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           27465937231500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             31777629038250                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.682174                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   45691606890492                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1586889720000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    252305273527                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    244273354008                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
@@ -409,69 +414,73 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   102194                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               102194                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level2         9208                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        76624                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore            9                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples       102185                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean     0.254440                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev    81.335431                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-2047       102184    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                   111522                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               111522                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        12043                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        84023                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore           24                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples       111498                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::mean     0.224219                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::stdev    74.869765                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0-2047       111497    100.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walkWaitTime::24576-26623            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       102185                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples        85841                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 22586.042800                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 20965.618936                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev 16893.735669                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-65535        85046     99.07%     99.07% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-131071          170      0.20%     99.27% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-196607          522      0.61%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-262143           25      0.03%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-327679           28      0.03%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::327680-393215           14      0.02%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-458751           28      0.03%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::458752-524287            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::524288-589823            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total        85841                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples   4536625496                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.282786                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.450353                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0     3253731032     71.72%     71.72% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1     1282894464     28.28%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total   4536625496                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        76625     89.27%     89.27% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M         9208     10.73%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total        85833                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       102194                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkWaitTime::total       111498                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples        96090                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 22204.527006                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 20954.891968                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev 12694.708371                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-32767        91679     95.41%     95.41% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-65535         3478      3.62%     99.03% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-98303          141      0.15%     99.18% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-131071          658      0.68%     99.86% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-163839           17      0.02%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::163840-196607           14      0.01%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::196608-229375           32      0.03%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::229376-262143           16      0.02%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::262144-294911           20      0.02%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::294912-327679           23      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::327680-360447            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::360448-393215            4      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::393216-425983            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::425984-458751            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total        96090                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples   2194735056                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     1.089935                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0     -197382796     -8.99%     -8.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::1     2392117852    108.99%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total   2194735056                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        84024     87.46%     87.46% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        12043     12.54%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total        96067                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       111522                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       102194                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        85833                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       111522                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        96067                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        85833                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       188027                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        96067                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       207589                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    85563003                       # DTB read hits
-system.cpu0.dtb.read_misses                     75756                       # DTB read misses
-system.cpu0.dtb.write_hits                   77475573                       # DTB write hits
-system.cpu0.dtb.write_misses                    26438                       # DTB write misses
+system.cpu0.dtb.read_hits                    86856517                       # DTB read hits
+system.cpu0.dtb.read_misses                     84644                       # DTB read misses
+system.cpu0.dtb.write_hits                   78666499                       # DTB write hits
+system.cpu0.dtb.write_misses                    26878                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              40703                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                   1030                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   34001                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_tlb_mva_asid              41069                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   37476                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  4044                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  4693                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                     8915                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                85638759                       # DTB read accesses
-system.cpu0.dtb.write_accesses               77502011                       # DTB write accesses
+system.cpu0.dtb.perms_faults                     9143                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                86941161                       # DTB read accesses
+system.cpu0.dtb.write_accesses               78693377                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        163038576                       # DTB hits
-system.cpu0.dtb.misses                         102194                       # DTB misses
-system.cpu0.dtb.accesses                    163140770                       # DTB accesses
+system.cpu0.dtb.hits                        165523016                       # DTB hits
+system.cpu0.dtb.misses                         111522                       # DTB misses
+system.cpu0.dtb.accesses                    165634538                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -501,854 +510,854 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    56381                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                56381                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walksLongTerminationLevel::Level2          642                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksLongTerminationLevel::Level3        50009                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples        56381                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          56381    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        56381                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples        50651                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 25304.495469                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 23033.115990                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev 21560.503846                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-65535        49913     98.54%     98.54% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::65536-131071           55      0.11%     98.65% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-196607          593      1.17%     99.82% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::196608-262143           11      0.02%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::262144-327679           28      0.06%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::327680-393215           13      0.03%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::393216-458751           34      0.07%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::458752-524287            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walks                    57441                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                57441                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walksLongTerminationLevel::Level2          633                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksLongTerminationLevel::Level3        51280                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples        57441                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          57441    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        57441                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples        51913                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 24992.593377                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 23133.831517                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev 17289.167601                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-65535        50947     98.14%     98.14% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::65536-131071          829      1.60%     99.74% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::131072-196607           33      0.06%     99.80% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::196608-262143           47      0.09%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::262144-327679           45      0.09%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::327680-393215            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::393216-458751            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::458752-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
 system.cpu0.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total        50651                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples   1979242204                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     1979242204    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total   1979242204                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        50009     98.73%     98.73% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M          642      1.27%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        50651                       # Table walker page sizes translated
+system.cpu0.itb.walker.walkCompletionTime::total        51913                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples   -282313796                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0     -282313796    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total   -282313796                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        51280     98.78%     98.78% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M          633      1.22%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        51913                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        56381                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        56381                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        57441                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        57441                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        50651                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        50651                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       107032                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   455204971                       # ITB inst hits
-system.cpu0.itb.inst_misses                     56381                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        51913                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        51913                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       109354                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   461199865                       # ITB inst hits
+system.cpu0.itb.inst_misses                     57441                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
 system.cpu0.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              40703                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                   1030                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   24108                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              41069                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   26626                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               455261352                       # ITB inst accesses
-system.cpu0.itb.hits                        455204971                       # DTB hits
-system.cpu0.itb.misses                          56381                       # DTB misses
-system.cpu0.itb.accesses                    455261352                       # DTB accesses
-system.cpu0.numCycles                     94921246031                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               461257306                       # ITB inst accesses
+system.cpu0.itb.hits                        461199865                       # DTB hits
+system.cpu0.itb.misses                          57441                       # DTB misses
+system.cpu0.itb.accesses                    461257306                       # DTB accesses
+system.cpu0.numCycles                     95045540829                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   13214                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  454926589                       # Number of instructions committed
-system.cpu0.committedOps                    534313943                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            491049300                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                395385                       # Number of float alu accesses
-system.cpu0.num_func_calls                   27308099                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     68959046                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   491049300                       # number of integer instructions
-system.cpu0.num_fp_insts                       395385                       # number of float instructions
-system.cpu0.num_int_register_reads          709557386                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         389375063                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              654866                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             293356                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           117980325                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes          117652107                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                    163029477                       # number of memory refs
-system.cpu0.num_load_insts                   85557806                       # Number of load instructions
-system.cpu0.num_store_insts                  77471671                       # Number of store instructions
-system.cpu0.num_idle_cycles              93727706914.782028                       # Number of idle cycles
-system.cpu0.num_busy_cycles              1193539116.217975                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.012574                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.987426                       # Percentage of idle cycles
-system.cpu0.Branches                        101606994                       # Number of branches fetched
+system.cpu0.kern.inst.quiesce                   13927                       # number of quiesce instructions executed
+system.cpu0.committedInsts                  460929213                       # Number of instructions committed
+system.cpu0.committedOps                    541179982                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            497492129                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                434558                       # Number of float alu accesses
+system.cpu0.num_func_calls                   27781850                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     69589132                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   497492129                       # number of integer instructions
+system.cpu0.num_fp_insts                       434558                       # number of float instructions
+system.cpu0.num_int_register_reads          719293830                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         394367415                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              718787                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             331792                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           119457726                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes          119087316                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                    165514046                       # number of memory refs
+system.cpu0.num_load_insts                   86852092                       # Number of load instructions
+system.cpu0.num_store_insts                  78661954                       # Number of store instructions
+system.cpu0.num_idle_cycles              93905101360.384018                       # Number of idle cycles
+system.cpu0.num_busy_cycles              1140439468.615976                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.011999                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.988001                       # Percentage of idle cycles
+system.cpu0.Branches                        102755128                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                370328410     69.27%     69.27% # Class of executed instruction
-system.cpu0.op_class::IntMult                 1177627      0.22%     69.49% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    60510      0.01%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.50% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc             39424      0.01%     69.51% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.51% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.51% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.51% # Class of executed instruction
-system.cpu0.op_class::MemRead                85557806     16.00%     85.51% # Class of executed instruction
-system.cpu0.op_class::MemWrite               77471671     14.49%    100.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                374676211     69.19%     69.19% # Class of executed instruction
+system.cpu0.op_class::IntMult                 1194745      0.22%     69.41% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    63344      0.01%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc             45411      0.01%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.43% # Class of executed instruction
+system.cpu0.op_class::MemRead                86852092     16.04%     85.47% # Class of executed instruction
+system.cpu0.op_class::MemWrite               78661954     14.53%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 534635449                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          5459134                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          479.881862                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          157334556                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          5459646                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            28.817721                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       6293818000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   479.881862                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.937269                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.937269                       # Average percentage of cache occupancy
+system.cpu0.op_class::total                 541493758                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          5689621                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          508.423656                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          159582136                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          5690133                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            28.045414                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       4031081000                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.423656                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.993015                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.993015                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          412                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        331496751                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       331496751                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     79723477                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       79723477                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     73152105                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      73152105                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       199556                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       199556                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       181390                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       181390                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1847375                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      1847375                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1814831                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      1814831                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    153056972                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       153056972                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    153256528                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      153256528                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      2983943                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      2983943                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1350734                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1350734                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       619590                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       619590                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       750130                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total       750130                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       159632                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       159632                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data       191006                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total       191006                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      5084807                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       5084807                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      5704397                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      5704397                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  47916762500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  47916762500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  34952130000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  34952130000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  46124909500                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  46124909500                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2449383000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   2449383000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   5329904000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total   5329904000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      5776000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total      5776000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 128993802000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 128993802000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 128993802000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 128993802000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     82707420                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     82707420                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     74502839                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     74502839                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       819146                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       819146                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       931520                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total       931520                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2007007                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      2007007                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2005837                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      2005837                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    158141779                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    158141779                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    158960925                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    158960925                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.036078                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.036078                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018130                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.018130                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.756385                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.756385                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.805275                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.805275                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.079537                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079537                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.095225                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.095225                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.032153                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.032153                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.035886                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.035886                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16058.203022                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 16058.203022                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 25876.397573                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 25876.397573                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 61489.221202                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 61489.221202                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15343.934800                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15343.934800                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 27904.379967                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 27904.379967                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses        336711039                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       336711039                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     80892970                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       80892970                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     74279623                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      74279623                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       199389                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       199389                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       162229                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       162229                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1824290                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      1824290                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1791894                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      1791894                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    155334822                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       155334822                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    155534211                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      155534211                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      3104051                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      3104051                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1401631                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      1401631                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       634089                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       634089                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       792659                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total       792659                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       174131                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       174131                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data       205146                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total       205146                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      5298341                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       5298341                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      5932430                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      5932430                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  46355544000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  46355544000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  29179707500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  29179707500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  25804948000                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  25804948000                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2634324500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   2634324500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data   5093103500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total   5093103500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      3129500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3129500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 101340199500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 101340199500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 101340199500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 101340199500                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     83997021                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     83997021                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     75681254                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     75681254                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       833478                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       833478                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       954888                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total       954888                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1998421                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      1998421                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1997040                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      1997040                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    160633163                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    160633163                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    161466641                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    161466641                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.036954                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.036954                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018520                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.018520                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.760775                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.760775                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.830107                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.830107                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.087134                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.087134                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.102725                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102725                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.032984                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.032984                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.036741                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.036741                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14933.886073                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14933.886073                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20818.394784                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 20818.394784                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 32554.917058                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 32554.917058                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15128.406200                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15128.406200                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 24826.725844                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24826.725844                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25368.475539                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 25368.475539                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 22613.047795                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 22613.047795                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 19126.779401                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 19126.779401                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 17082.409653                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 17082.409653                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      5459134                       # number of writebacks
-system.cpu0.dcache.writebacks::total          5459134                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        24235                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total        24235                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        21402                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total        21402                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        43300                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        43300                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data        45637                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total        45637                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data        45637                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total        45637                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2959708                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      2959708                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1329332                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      1329332                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       618446                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       618446                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       750130                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total       750130                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       116332                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       116332                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       191006                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total       191006                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      5039170                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      5039170                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      5657616                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      5657616                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        29450                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        29450                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28924                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28924                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        58374                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58374                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  43283569500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  43283569500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  33090463000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33090463000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  14878889500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  14878889500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  45374779500                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  45374779500                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1623777500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1623777500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   5138961000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   5138961000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      5713000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      5713000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 121748812000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 121748812000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 136627701500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 136627701500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   5439516500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   5439516500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   5439516500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   5439516500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.035785                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.035785                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.017843                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017843                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.754989                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.754989                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.805275                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.805275                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.057963                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.057963                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.095225                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.095225                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031865                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.031865                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.035591                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.035591                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14624.270198                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14624.270198                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 24892.549792                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24892.549792                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 24058.510363                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 24058.510363                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 60489.221202                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 60489.221202                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13958.132758                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13958.132758                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 26904.709800                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 26904.709800                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.writebacks::writebacks      5689621                       # number of writebacks
+system.cpu0.dcache.writebacks::total          5689621                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        25484                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total        25484                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        21272                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total        21272                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        45280                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        45280                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data        46756                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total        46756                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data        46756                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total        46756                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      3078567                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      3078567                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1380359                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      1380359                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       632927                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       632927                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       792659                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total       792659                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       128851                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       128851                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data       205146                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total       205146                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      5251585                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      5251585                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      5884512                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      5884512                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        27617                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        27617                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        26565                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        26565                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        54182                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        54182                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  42188847000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  42188847000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  27459987000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  27459987000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  13648405000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  13648405000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  25012289000                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  25012289000                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1718421000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1718421000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data   4888014500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   4888014500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      3072500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3072500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  94661123000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  94661123000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 108309528000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 108309528000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   5072174500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   5072174500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   5072174500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   5072174500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.036651                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.036651                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.018239                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018239                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.759381                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.759381                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.830107                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.830107                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.064476                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.064476                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.102725                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.102725                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.032693                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.032693                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.036444                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.036444                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13704.053542                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13704.053542                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 19893.366146                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19893.366146                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21563.948133                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 21563.948133                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 31554.917058                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 31554.917058                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13336.497194                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13336.497194                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 23827.003695                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23827.003695                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24160.489128                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24160.489128                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24149.341613                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24149.341613                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 184703.446520                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184703.446520                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 93183.891801                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 93183.891801                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          5000286                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.853700                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          450204172                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          5000798                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            90.026466                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      46470060000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.853700                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999714                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999714                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 18025.248187                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18025.248187                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18405.864072                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18405.864072                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183661.313684                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183661.313684                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 93613.644753                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 93613.644753                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          5142905                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.908178                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          456056448                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          5143417                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            88.667990                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      29905343000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.908178                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999821                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999821                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          134                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        915410741                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       915410741                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    450204172                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      450204172                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    450204172                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       450204172                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    450204172                       # number of overall hits
-system.cpu0.icache.overall_hits::total      450204172                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      5000799                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      5000799                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      5000799                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       5000799                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      5000799                       # number of overall misses
-system.cpu0.icache.overall_misses::total      5000799                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  55488072500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  55488072500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  55488072500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  55488072500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  55488072500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  55488072500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    455204971                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    455204971                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    455204971                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    455204971                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    455204971                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    455204971                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.010986                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.010986                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.010986                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.010986                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.010986                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.010986                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 11095.841385                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 11095.841385                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 11095.841385                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 11095.841385                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 11095.841385                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 11095.841385                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses        927543147                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       927543147                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    456056448                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      456056448                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    456056448                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       456056448                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    456056448                       # number of overall hits
+system.cpu0.icache.overall_hits::total      456056448                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      5143417                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      5143417                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      5143417                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       5143417                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      5143417                       # number of overall misses
+system.cpu0.icache.overall_misses::total      5143417                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  54463305000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  54463305000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  54463305000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  54463305000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  54463305000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  54463305000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    461199865                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    461199865                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    461199865                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    461199865                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    461199865                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    461199865                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011152                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.011152                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011152                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.011152                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011152                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.011152                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10588.934360                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 10588.934360                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10588.934360                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 10588.934360                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10588.934360                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 10588.934360                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      5000286                       # number of writebacks
-system.cpu0.icache.writebacks::total          5000286                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      5000799                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      5000799                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      5000799                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      5000799                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      5000799                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      5000799                       # number of overall MSHR misses
+system.cpu0.icache.writebacks::writebacks      5142905                       # number of writebacks
+system.cpu0.icache.writebacks::total          5142905                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      5143417                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      5143417                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      5143417                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      5143417                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      5143417                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      5143417                       # number of overall MSHR misses
 system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        43125                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total        43125                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        43125                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total        43125                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  52987673000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  52987673000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  52987673000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  52987673000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  52987673000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  52987673000                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   5954209000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   5954209000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   5954209000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   5954209000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.010986                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010986                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.010986                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.010986                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.010986                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.010986                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10595.841385                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10595.841385                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10595.841385                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 10595.841385                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10595.841385                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 10595.841385                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 138068.614493                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 138068.614493                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 138068.614493                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 138068.614493                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      7383328                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      7383330                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit            1                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  51891596500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  51891596500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  51891596500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  51891596500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  51891596500                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  51891596500                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   3819470000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   3819470000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   3819470000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total   3819470000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.011152                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011152                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.011152                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.011152                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.011152                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.011152                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10088.934360                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10088.934360                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10088.934360                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 10088.934360                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10088.934360                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 10088.934360                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 88567.420290                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 88567.420290                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 88567.420290                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 88567.420290                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      7619798                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      7619814                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit           14                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage       974782                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements         2298690                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16186.717586                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs          14759696                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs         2314768                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs            6.376318                       # Average number of references to valid blocks.
-system.cpu0.l2cache.tags.warmup_cycle      8106870500                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 15157.672211                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    53.142846                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    76.415973                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher   899.486557                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.925151                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003244                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.004664                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.054900                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.987959                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1325                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023           54                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14699                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          193                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          683                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          429                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           36                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3           15                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1043                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4210                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         6256                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3119                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.080872                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.003296                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.897156                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses       354680611                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses      354680611                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       235924                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       143301                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total        379225                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks      3602563                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total      3602563                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      6855894                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      6855894                       # number of WritebackClean hits
-system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          389                       # number of UpgradeReq hits
-system.cpu0.l2cache.UpgradeReq_hits::total          389                       # number of UpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       855344                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       855344                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      4541852                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      4541852                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2786021                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total      2786021                       # number of ReadSharedReq hits
-system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       182713                       # number of InvalidateReq hits
-system.cpu0.l2cache.InvalidateReq_hits::total       182713                       # number of InvalidateReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       235924                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker       143301                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      4541852                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data      3641365                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        8562442                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       235924                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker       143301                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      4541852                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data      3641365                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       8562442                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker         9735                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         7677                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total        17412                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       241880                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total       241880                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       190989                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total       190989                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data           17                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::total           17                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data       251163                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total       251163                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       458947                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total       458947                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       908465                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total       908465                       # number of ReadSharedReq misses
-system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       565429                       # number of InvalidateReq misses
-system.cpu0.l2cache.InvalidateReq_misses::total       565429                       # number of InvalidateReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker         9735                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker         7677                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst       458947                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data      1159628                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total      1635987                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker         9735                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker         7677                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst       458947                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data      1159628                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total      1635987                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    390278500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    327424000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total    717702500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   3214093500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total   3214093500                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   1890945000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   1890945000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      5616997                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      5616997                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  16356012499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total  16356012499                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  18207706500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total  18207706500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  36093910000                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total  36093910000                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    390401000                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.InvalidateReq_miss_latency::total    390401000                       # number of InvalidateReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    390278500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    327424000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst  18207706500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data  52449922499                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total  71375331499                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    390278500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    327424000                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst  18207706500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data  52449922499                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total  71375331499                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       245659                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       150978                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total       396637                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3602563                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total      3602563                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      6855894                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      6855894                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       242269                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total       242269                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       190989                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total       190989                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data           17                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::total           17                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1106507                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total      1106507                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      5000799                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      5000799                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      3694486                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total      3694486                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       748142                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.InvalidateReq_accesses::total       748142                       # number of InvalidateReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       245659                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       150978                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      5000799                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data      4800993                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total     10198429                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       245659                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       150978                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      5000799                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data      4800993                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total     10198429                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.039628                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.050848                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.043899                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.998394                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.998394                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.prefetcher.pfSpanPage      1013066                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements         2348165                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16134.688776                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs          15333996                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs         2364235                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs            6.485817                       # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.warmup_cycle      5100393500                       # Cycle when the warmup percentage was hit.
+system.cpu0.l2cache.tags.occ_blocks::writebacks 15208.455915                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker    61.858641                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker    79.489283                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher   784.884937                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.928250                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.003776                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.004852                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.047906                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.984783                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1310                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023           52                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        14708                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           13                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          179                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          589                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          529                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2           22                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3           19                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          970                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         4517                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         5300                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3841                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.079956                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.003174                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.897705                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses       367708056                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses      367708056                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker       263860                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker       148030                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total        411890                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks      3764500                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total      3764500                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      7067152                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      7067152                       # number of WritebackClean hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data          393                       # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total          393                       # number of UpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       904509                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       904509                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      4682717                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      4682717                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data      2902504                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total      2902504                       # number of ReadSharedReq hits
+system.cpu0.l2cache.InvalidateReq_hits::cpu0.data       213097                       # number of InvalidateReq hits
+system.cpu0.l2cache.InvalidateReq_hits::total       213097                       # number of InvalidateReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker       263860                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker       148030                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      4682717                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data      3807013                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        8901620                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker       263860                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker       148030                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      4682717                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data      3807013                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       8901620                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker         9421                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker         7390                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total        16811                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data       243749                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total       243749                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data       205138                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total       205138                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            8                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total            8                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data       251209                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total       251209                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst       460700                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total       460700                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       937841                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total       937841                       # number of ReadSharedReq misses
+system.cpu0.l2cache.InvalidateReq_misses::cpu0.data       577609                       # number of InvalidateReq misses
+system.cpu0.l2cache.InvalidateReq_misses::total       577609                       # number of InvalidateReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker         9421                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker         7390                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst       460700                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data      1189050                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total      1666561                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker         9421                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker         7390                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst       460700                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data      1189050                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total      1666561                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker    332469500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker    285177500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total    617647000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data   1968962500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total   1968962500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data   1588151500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total   1588151500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      2987000                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      2987000                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  12588187000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total  12588187000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst  16045103500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total  16045103500                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data  32885800500                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total  32885800500                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::cpu0.data    322469500                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.InvalidateReq_miss_latency::total    322469500                       # number of InvalidateReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker    332469500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker    285177500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst  16045103500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data  45473987500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total  62136738000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker    332469500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker    285177500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst  16045103500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data  45473987500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total  62136738000                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker       273281                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker       155420                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total       428701                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks      3764500                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total      3764500                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      7067152                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      7067152                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       244142                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total       244142                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data       205138                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total       205138                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            8                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            8                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data      1155718                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total      1155718                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      5143417                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      5143417                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      3840345                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total      3840345                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::cpu0.data       790706                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.InvalidateReq_accesses::total       790706                       # number of InvalidateReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker       273281                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker       155420                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      5143417                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data      4996063                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total     10568181                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker       273281                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker       155420                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      5143417                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data      4996063                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total     10568181                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.034474                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.047549                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.039214                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.998390                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.998390                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.226987                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.226987                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.091775                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.091775                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.245898                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.245898                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.755778                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.755778                       # miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.039628                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.050848                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.091775                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.241539                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.160416                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.039628                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.050848                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.091775                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.241539                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.160416                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 40090.241397                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 42649.993487                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 41218.843326                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 13287.967174                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 13287.967174                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  9900.805806                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  9900.805806                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 330411.588235                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 330411.588235                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 65121.106608                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 65121.106608                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 39672.786836                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 39672.786836                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 39730.655556                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 39730.655556                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   690.450967                       # average InvalidateReq miss latency
-system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   690.450967                       # average InvalidateReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 40090.241397                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 42649.993487                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 39672.786836                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 45229.955209                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 43628.299919                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 40090.241397                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 42649.993487                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 39672.786836                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 45229.955209                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 43628.299919                       # average overall miss latency
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.217362                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.217362                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.089571                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.089571                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.244207                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.244207                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::cpu0.data     0.730498                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_miss_rate::total     0.730498                       # miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.034474                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.047549                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.089571                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.237997                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.157696                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.034474                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.047549                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.089571                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.237997                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.157696                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 35290.255811                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 38589.648173                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 36740.646006                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  8077.828012                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  8077.828012                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  7741.868888                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  7741.868888                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data       373375                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total       373375                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 50110.414038                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 50110.414038                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 34827.661168                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 34827.661168                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 35065.432733                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 35065.432733                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::cpu0.data   558.283372                       # average InvalidateReq miss latency
+system.cpu0.l2cache.InvalidateReq_avg_miss_latency::total   558.283372                       # average InvalidateReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 35290.255811                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 38589.648173                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 34827.661168                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 38243.965771                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 37284.406631                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 35290.255811                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 38589.648173                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 34827.661168                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 38243.965771                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 37284.406631                       # average overall miss latency
 system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           39383                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks      1473434                       # number of writebacks
-system.cpu0.l2cache.writebacks::total         1473434                       # number of writebacks
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         5831                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total         5831                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          658                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          658                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data         6489                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total         6489                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data         6489                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total         6489                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker         9735                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         7677                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total        17412                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       676944                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       676944                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       241880                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total       241880                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       190989                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       190989                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data           17                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total           17                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       245332                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total       245332                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       458947                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       458947                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       907807                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       907807                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       565429                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.InvalidateReq_mshr_misses::total       565429                       # number of InvalidateReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker         9735                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         7677                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       458947                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1153139                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total      1629498                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker         9735                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         7677                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       458947                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1153139                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       676944                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total      2306442                       # number of overall MSHR misses
+system.cpu0.l2cache.unused_prefetches           37568                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks      1506522                       # number of writebacks
+system.cpu0.l2cache.writebacks::total         1506522                       # number of writebacks
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         5548                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total         5548                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data          408                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total          408                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data         5956                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total         5956                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data         5956                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total         5956                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker         9421                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker         7390                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total        16811                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       719381                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       719381                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data       243749                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total       243749                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data       205138                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total       205138                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            8                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            8                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       245661                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total       245661                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst       460700                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total       460700                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data       937433                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       937433                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::cpu0.data       577609                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.InvalidateReq_mshr_misses::total       577609                       # number of InvalidateReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker         9421                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker         7390                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst       460700                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data      1183094                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total      1660605                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker         9421                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker         7390                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst       460700                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data      1183094                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       719381                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total      2379986                       # number of overall MSHR misses
 system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst        43125                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        29450                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        72575                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28924                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28924                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        27617                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        70742                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        26565                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        26565                       # number of WriteReq MSHR uncacheable
 system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst        43125                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        58374                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total       101499                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    331868500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    281362000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    613230500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  37650647602                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  37650647602                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   7335732000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   7335732000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3705379500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3705379500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      5238997                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      5238997                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  14201538999                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14201538999                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  15454024500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  15454024500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  30580591000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  30580591000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  39622342000                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  39622342000                       # number of InvalidateReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    331868500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    281362000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  15454024500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  44782129999                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total  60849384999                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    331868500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    281362000                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  15454024500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  44782129999                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  37650647602                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total  98500032601                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   5630771500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   5203415000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total  10834186500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   5630771500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   5203415000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total  10834186500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.039628                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.050848                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.043899                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        54182                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        97307                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker    275943500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker    240837500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total    516781000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  32427966574                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  32427966574                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   5063458500                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   5063458500                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data   3348331499                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total   3348331499                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      2645000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      2645000                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  10596762500                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  10596762500                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst  13280903500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total  13280903500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data  27229516500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  27229516500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::cpu0.data  18926305000                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.InvalidateReq_mshr_miss_latency::total  18926305000                       # number of InvalidateReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker    275943500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker    240837500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst  13280903500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data  37826279000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total  51623963500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker    275943500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker    240837500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst  13280903500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data  37826279000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  32427966574                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  84051930074                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   3496032500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   4850886500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   8346919000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   3496032500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   4850886500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   8346919000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.034474                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.047549                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.039214                       # mshr miss rate for ReadReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.998394                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.998394                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.998390                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.998390                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.221718                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.221718                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.091775                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.091775                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.245719                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.245719                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.755778                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.755778                       # mshr miss rate for InvalidateReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.039628                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.050848                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.091775                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.240188                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.159779                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.039628                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.050848                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.091775                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.240188                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.212561                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.212561                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.089571                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.089571                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.244101                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.244101                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::cpu0.data     0.730498                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.InvalidateReq_mshr_miss_rate::total     0.730498                       # mshr miss rate for InvalidateReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.034474                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.047549                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.089571                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.236805                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.157133                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.034474                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.047549                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.089571                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.236805                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.226157                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 34090.241397                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 36649.993487                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 35218.843326                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 55618.555748                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 55618.555748                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 30327.980817                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 30327.980817                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19401.010006                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 19401.010006                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 308176.294118                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 308176.294118                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 57887.022480                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 57887.022480                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 33672.786836                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 33672.786836                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 33686.225156                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 33686.225156                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 70074.831676                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 70074.831676                       # average InvalidateReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 34090.241397                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 36649.993487                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 33672.786836                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 38834.979997                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 37342.411589                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 34090.241397                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 36649.993487                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 33672.786836                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 38834.979997                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 55618.555748                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 42706.485834                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 130568.614493                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 176686.417657                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 149282.624871                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 130568.614493                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 89139.257204                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 106741.805338                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests     21678176                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests     11128402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          962                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops      1759585                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      1759287                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          298                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq        537700                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp      9321471                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        28925                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        28924                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty      5081322                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      6856856                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict      2248329                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq       834927                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFResp            2                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq       427184                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       348871                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       496915                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           88                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          134                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq      1135852                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp      1114697                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      5000799                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4556956                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq       799366                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateResp       748142                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     15088134                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     17701155                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       319339                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       542421                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total         33651049                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    640241940                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    663021135                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1207824                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      1965272                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total        1306436171                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                    6076865                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples     17397756                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.114750                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.318774                       # Request fanout histogram
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.225203                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 30740.646006                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45077.596675                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 45077.596675                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20773.248301                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20773.248301                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 16322.336666                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16322.336666                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data       330625                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       330625                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 43135.713443                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 43135.713443                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 28827.661168                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 28827.661168                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 29046.893485                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 29046.893485                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu0.data 32766.637985                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.InvalidateReq_avg_mshr_miss_latency::total 32766.637985                       # average InvalidateReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 28827.661168                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 31972.336095                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 31087.443131                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 29290.255811                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 32589.648173                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 28827.661168                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 31972.336095                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 45077.596675                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 35316.144748                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 81067.420290                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 175648.567911                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 117990.995448                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 81067.420290                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 89529.483961                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 85779.224516                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests     22441141                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests     11511110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests          870                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops      1820685                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops      1820422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops          263                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq        564136                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp      9642625                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        26565                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        26565                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty      5274768                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      7068022                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict      2298392                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq       883953                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq       441648                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq       374962                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       517397                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           66                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          115                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq      1188175                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp      1165072                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      5143417                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq      4741538                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq       839102                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateResp       790706                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     15515989                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     18442402                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side       326965                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side       595128                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total         34880484                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    658497108                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    690726071                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side      1243360                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side      2186248                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total        1352652787                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                    6279047                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples     18012222                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.113865                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.317693                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0          15401661     88.53%     88.53% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1           1995797     11.47%    100.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2               298      0.00%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0          15961520     88.61%     88.61% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1           2050439     11.38%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2               263      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total      17397756                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy   21478508994                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total      18012222                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy   22247152499                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    177190009                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    190413774                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy   7544323500                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy   7758250500                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   7836374127                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   8155256101                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy    168361000                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy    171545000                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy    296762000                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy    321847000                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -1379,69 +1388,67 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   108457                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               108457                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2         9827                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        84631                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore           22                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples       108435                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean     0.073777                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev    24.294348                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-511       108434    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walks                   105013                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               105013                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        10670                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        79078                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore            7                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples       105006                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean     0.076186                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev    24.687831                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-511       105005    100.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu1.dtb.walker.walkWaitTime::7680-8191            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       108435                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples        94480                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 23264.092930                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 21359.678554                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 19330.218287                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-65535        93351     98.81%     98.81% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-131071          176      0.19%     98.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-196607          798      0.84%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-262143           40      0.04%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-327679           45      0.05%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::327680-393215           27      0.03%     99.95% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-458751           24      0.03%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::458752-524287           10      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::524288-589823            6      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total        94480                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples   3353012192                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     1.550742                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0    -1846644332    -55.07%    -55.07% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::1     5199656524    155.07%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total   3353012192                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K        84631     89.60%     89.60% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M         9827     10.40%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total        94458                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       108457                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkWaitTime::total       105006                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples        89755                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 22913.865523                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 21179.498457                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 15867.258739                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-65535        88364     98.45%     98.45% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-131071         1205      1.34%     99.79% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-196607           34      0.04%     99.83% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-262143           69      0.08%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-327679           59      0.07%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-393215           16      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::393216-458751            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::524288-589823            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total        89755                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples  -3159480544                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.804201                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.396815                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0     -618623648     19.58%     19.58% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::1    -2540856896     80.42%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total  -3159480544                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        79078     88.11%     88.11% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        10670     11.89%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total        89748                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       105013                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       108457                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        94458                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       105013                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        89748                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        94458                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       202915                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        89748                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       194761                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    79507348                       # DTB read hits
-system.cpu1.dtb.read_misses                     80723                       # DTB read misses
-system.cpu1.dtb.write_hits                   72319570                       # DTB write hits
-system.cpu1.dtb.write_misses                    27734                       # DTB write misses
+system.cpu1.dtb.read_hits                    79229823                       # DTB read hits
+system.cpu1.dtb.read_misses                     76992                       # DTB read misses
+system.cpu1.dtb.write_hits                   72255246                       # DTB write hits
+system.cpu1.dtb.write_misses                    28021                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              40703                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                   1030                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   39844                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_tlb_mva_asid              41069                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   37178                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  4607                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                  4820                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                    10580                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                79588071                       # DTB read accesses
-system.cpu1.dtb.write_accesses               72347304                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    10425                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                79306815                       # DTB read accesses
+system.cpu1.dtb.write_accesses               72283267                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        151826918                       # DTB hits
-system.cpu1.dtb.misses                         108457                       # DTB misses
-system.cpu1.dtb.accesses                    151935375                       # DTB accesses
+system.cpu1.dtb.hits                        151485069                       # DTB hits
+system.cpu1.dtb.misses                         105013                       # DTB misses
+system.cpu1.dtb.accesses                    151590082                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1471,857 +1478,868 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    59789                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                59789                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2          555                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        54230                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples        59789                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          59789    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        59789                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        54785                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 26806.178699                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 23797.611376                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 25937.791406                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-65535        53612     97.86%     97.86% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::65536-131071           36      0.07%     97.92% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-196607          992      1.81%     99.74% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::196608-262143           28      0.05%     99.79% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-327679           57      0.10%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-393215           10      0.02%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-458751           37      0.07%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-524287            4      0.01%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::524288-589823            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::589824-655359            3      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::655360-720895            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        54785                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples  -1988115332                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0    -1988115332    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total  -1988115332                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        54230     98.99%     98.99% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M          555      1.01%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        54785                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                    58945                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                58945                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2          561                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        53052                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples        58945                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          58945    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        58945                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        53613                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 26471.741928                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 23919.780193                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 20610.282304                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-32767        48130     89.77%     89.77% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-65535         4065      7.58%     97.36% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-98303           53      0.10%     97.45% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::98304-131071         1140      2.13%     99.58% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-163839           30      0.06%     99.64% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::163840-196607           18      0.03%     99.67% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-229375           57      0.11%     99.78% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::229376-262143           23      0.04%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-294911           51      0.10%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::294912-327679           22      0.04%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-360447           16      0.03%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::360448-393215            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::393216-425983            3      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::425984-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        53613                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples  -1503172148                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0    -1503172148    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total  -1503172148                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K        53052     98.95%     98.95% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M          561      1.05%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        53613                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        59789                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        59789                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        58945                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        58945                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        54785                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        54785                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       114574                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   420546617                       # ITB inst hits
-system.cpu1.itb.inst_misses                     59789                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        53613                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        53613                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       112558                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   420888418                       # ITB inst hits
+system.cpu1.itb.inst_misses                     58945                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
 system.cpu1.itb.flush_tlb                          14                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              40703                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                   1030                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   27682                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              41069                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                   1040                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   25875                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               420606406                       # ITB inst accesses
-system.cpu1.itb.hits                        420546617                       # DTB hits
-system.cpu1.itb.misses                          59789                       # DTB misses
-system.cpu1.itb.accesses                    420606406                       # DTB accesses
-system.cpu1.numCycles                     94920662633                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               420947363                       # ITB inst accesses
+system.cpu1.itb.hits                        420888418                       # DTB hits
+system.cpu1.itb.misses                          58945                       # DTB misses
+system.cpu1.itb.accesses                    420947363                       # DTB accesses
+system.cpu1.numCycles                     95045540824                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    5531                       # number of quiesce instructions executed
-system.cpu1.committedInsts                  420277684                       # Number of instructions committed
-system.cpu1.committedOps                    495146949                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses            454880180                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                506575                       # Number of float alu accesses
-system.cpu1.num_func_calls                   25039229                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts     63957319                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                   454880180                       # number of integer instructions
-system.cpu1.num_fp_insts                       506575                       # number of float instructions
-system.cpu1.num_int_register_reads          664278142                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes         361063382                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads              809640                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes             450820                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           110083158                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes          109779727                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                    151817768                       # number of memory refs
-system.cpu1.num_load_insts                   79504880                       # Number of load instructions
-system.cpu1.num_store_insts                  72312888                       # Number of store instructions
-system.cpu1.num_idle_cycles              93883487625.302155                       # Number of idle cycles
-system.cpu1.num_busy_cycles              1037175007.697842                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.010927                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.989073                       # Percentage of idle cycles
-system.cpu1.Branches                         93646526                       # Number of branches fetched
+system.cpu1.kern.inst.quiesce                    4988                       # number of quiesce instructions executed
+system.cpu1.committedInsts                  420606589                       # Number of instructions committed
+system.cpu1.committedOps                    495760659                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses            455422102                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                465343                       # Number of float alu accesses
+system.cpu1.num_func_calls                   25050170                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts     64233743                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                   455422102                       # number of integer instructions
+system.cpu1.num_fp_insts                       465343                       # number of float instructions
+system.cpu1.num_int_register_reads          665130045                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes         361560137                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads              742394                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes             410584                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads           110025684                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes          109785328                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                    151477231                       # number of memory refs
+system.cpu1.num_load_insts                   79227868                       # Number of load instructions
+system.cpu1.num_store_insts                  72249363                       # Number of store instructions
+system.cpu1.num_idle_cycles              94048242615.068481                       # Number of idle cycles
+system.cpu1.num_busy_cycles              997298208.931515                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.010493                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.989507                       # Percentage of idle cycles
+system.cpu1.Branches                         93889993                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                342430715     69.12%     69.12% # Class of executed instruction
-system.cpu1.op_class::IntMult                 1035788      0.21%     69.33% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    58966      0.01%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.34% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc             72713      0.01%     69.36% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.36% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.36% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.36% # Class of executed instruction
-system.cpu1.op_class::MemRead                79504880     16.05%     85.40% # Class of executed instruction
-system.cpu1.op_class::MemWrite               72312888     14.60%    100.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                343412693     69.23%     69.23% # Class of executed instruction
+system.cpu1.op_class::IntMult                 1029907      0.21%     69.44% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    56328      0.01%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.45% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc             66396      0.01%     69.46% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.46% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.46% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.46% # Class of executed instruction
+system.cpu1.op_class::MemRead                79227868     15.97%     85.43% # Class of executed instruction
+system.cpu1.op_class::MemWrite               72249363     14.57%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                 495415992                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements          5111729                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          453.815972                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs          146515734                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs          5112105                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            28.660549                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle     8395596843000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   453.815972                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.886359                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.886359                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          376                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          373                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses        308802786                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses       308802786                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data     74029008                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total       74029008                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data     68561672                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total      68561672                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data       171099                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total       171099                       # number of SoftPFReq hits
-system.cpu1.dcache.WriteLineReq_hits::cpu1.data       145458                       # number of WriteLineReq hits
-system.cpu1.dcache.WriteLineReq_hits::total       145458                       # number of WriteLineReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1631683                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total      1631683                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1602426                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total      1602426                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data    142736138                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total       142736138                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data    142907237                       # number of overall hits
-system.cpu1.dcache.overall_hits::total      142907237                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data      2875045                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total      2875045                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data      1313230                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total      1313230                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data       626301                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total       626301                       # number of SoftPFReq misses
-system.cpu1.dcache.WriteLineReq_misses::cpu1.data       483495                       # number of WriteLineReq misses
-system.cpu1.dcache.WriteLineReq_misses::total       483495                       # number of WriteLineReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       165519                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total       165519                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data       193387                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total       193387                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data      4671770                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total       4671770                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data      5298071                       # number of overall misses
-system.cpu1.dcache.overall_misses::total      5298071                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  45279528500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total  45279528500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  30099423000                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total  30099423000                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  18095848000                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.WriteLineReq_miss_latency::total  18095848000                       # number of WriteLineReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2729020500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total   2729020500                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   5550193500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total   5550193500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      6333000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      6333000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data  93474799500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total  93474799500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data  93474799500                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total  93474799500                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data     76904053                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total     76904053                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data     69874902                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total     69874902                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       797400                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total       797400                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       628953                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.WriteLineReq_accesses::total       628953                       # number of WriteLineReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1797202                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total      1797202                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1795813                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total      1795813                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data    147407908                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total    147407908                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data    148205308                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total    148205308                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.037385                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.037385                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018794                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.018794                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.785429                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.785429                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.768730                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_miss_rate::total     0.768730                       # miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.092098                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.092098                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.107688                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.107688                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031693                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.031693                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035748                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.035748                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15749.154709                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 15749.154709                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22920.145748                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 22920.145748                       # average WriteReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 37427.166775                       # average WriteLineReq miss latency
-system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 37427.166775                       # average WriteLineReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 16487.657006                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16487.657006                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 28699.930709                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 28699.930709                       # average StoreCondReq miss latency
+system.cpu1.op_class::total                 496042597                       # Class of executed instruction
+system.cpu1.dcache.tags.replacements          5018466                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          434.493139                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs          146277741                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs          5018977                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            29.144932                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle     8378732349000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   434.493139                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.848619                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.848619                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses        308017993                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses       308017993                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     73753622                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       73753622                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data     68485479                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total      68485479                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data       174561                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total       174561                       # number of SoftPFReq hits
+system.cpu1.dcache.WriteLineReq_hits::cpu1.data       162110                       # number of WriteLineReq hits
+system.cpu1.dcache.WriteLineReq_hits::total       162110                       # number of WriteLineReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data      1665176                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total      1665176                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data      1621987                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total      1621987                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data    142401211                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total       142401211                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data    142575772                       # number of overall hits
+system.cpu1.dcache.overall_hits::total      142575772                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data      2838030                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total      2838030                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data      1310627                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total      1310627                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data       624714                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total       624714                       # number of SoftPFReq misses
+system.cpu1.dcache.WriteLineReq_misses::cpu1.data       447850                       # number of WriteLineReq misses
+system.cpu1.dcache.WriteLineReq_misses::total       447850                       # number of WriteLineReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data       162703                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total       162703                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data       204676                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total       204676                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data      4596507                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total       4596507                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data      5221221                       # number of overall misses
+system.cpu1.dcache.overall_misses::total      5221221                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  40862074000                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total  40862074000                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  24688918000                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total  24688918000                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::cpu1.data  10778682000                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.WriteLineReq_miss_latency::total  10778682000                       # number of WriteLineReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2442456000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total   2442456000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   5069864000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total   5069864000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3108000                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3108000                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data  76329674000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total  76329674000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data  76329674000                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total  76329674000                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     76591652                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     76591652                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data     69796106                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total     69796106                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data       799275                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total       799275                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::cpu1.data       609960                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.WriteLineReq_accesses::total       609960                       # number of WriteLineReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data      1827879                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total      1827879                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data      1826663                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total      1826663                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data    146997718                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total    146997718                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data    147796993                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total    147796993                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.037054                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.037054                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.018778                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.018778                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.781601                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.781601                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::cpu1.data     0.734228                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_miss_rate::total     0.734228                       # miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.089012                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.089012                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.112049                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.112049                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031269                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.031269                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035327                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.035327                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14398.041599                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 14398.041599                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18837.486180                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 18837.486180                       # average WriteReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::cpu1.data 24067.616389                       # average WriteLineReq miss latency
+system.cpu1.dcache.WriteLineReq_avg_miss_latency::total 24067.616389                       # average WriteLineReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15011.745327                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 15011.745327                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24770.192890                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24770.192890                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20008.433527                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 20008.433527                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17643.176073                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 17643.176073                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16606.017134                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 16606.017134                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14619.123381                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 14619.123381                       # average overall miss latency
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks      5111729                       # number of writebacks
-system.cpu1.dcache.writebacks::total          5111729                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        16692                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total        16692                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          402                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        44979                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total        44979                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data        17094                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total        17094                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data        17094                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total        17094                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2858353                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total      2858353                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1312828                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total      1312828                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       626301                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total       626301                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       483495                       # number of WriteLineReq MSHR misses
-system.cpu1.dcache.WriteLineReq_mshr_misses::total       483495                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.writebacks::writebacks      5018466                       # number of writebacks
+system.cpu1.dcache.writebacks::total          5018466                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        16365                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total        16365                       # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          405                       # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        42163                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total        42163                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data        16770                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total        16770                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data        16770                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total        16770                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2821665                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total      2821665                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data      1310222                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total      1310222                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data       624714                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total       624714                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::cpu1.data       447850                       # number of WriteLineReq MSHR misses
+system.cpu1.dcache.WriteLineReq_mshr_misses::total       447850                       # number of WriteLineReq MSHR misses
 system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data       120540                       # number of LoadLockedReq MSHR misses
 system.cpu1.dcache.LoadLockedReq_mshr_misses::total       120540                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       193387                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total       193387                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data      4654676                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total      4654676                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data      5280977                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total      5280977                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         8711                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total         8711                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         9093                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         9093                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        17804                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total        17804                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  40977017000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total  40977017000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  28757951500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28757951500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  14279978500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  14279978500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  17612353000                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total  17612353000                       # number of WriteLineReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1713373500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1713373500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   5356877500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   5356877500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      6262000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      6262000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  87347321500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total  87347321500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 101627300000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total 101627300000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   1460511000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   1460511000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1460511000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1460511000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.037168                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037168                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018788                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018788                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.785429                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.785429                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.768730                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.768730                       # mshr miss rate for WriteLineReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.067071                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.067071                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.107688                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.107688                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031577                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.031577                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035633                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035633                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14335.883986                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14335.883986                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21905.345940                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21905.345940                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 22800.504071                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 22800.504071                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 36427.166775                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 36427.166775                       # average WriteLineReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14214.148830                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14214.148830                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 27700.297848                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 27700.297848                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       204676                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total       204676                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data      4579737                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total      4579737                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data      5204451                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total      5204451                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data        11035                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total        11035                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data        11949                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total        11949                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data        22984                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total        22984                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  37160053500                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total  37160053500                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  23356658000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total  23356658000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  12967475000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  12967475000                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  10330832000                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.WriteLineReq_mshr_miss_latency::total  10330832000                       # number of WriteLineReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1654542500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   1654542500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   4865246000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   4865246000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3050000                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3050000                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  70847543500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total  70847543500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  83815018500                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total  83815018500                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   1894238000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total   1894238000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data   1894238000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1894238000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.036840                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036840                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.018772                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018772                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.781601                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.781601                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.734228                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.WriteLineReq_mshr_miss_rate::total     0.734228                       # mshr miss rate for WriteLineReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.065945                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.065945                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.112049                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.112049                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031155                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.031155                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035214                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.035214                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13169.548299                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13169.548299                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 17826.488946                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 17826.488946                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20757.458613                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20757.458613                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 23067.616389                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.WriteLineReq_avg_mshr_miss_latency::total 23067.616389                       # average WriteLineReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13726.086776                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13726.086776                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23770.476265                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23770.476265                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18765.499790                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18765.499790                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 19244.033822                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19244.033822                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 167662.840087                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 167662.840087                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 82032.745450                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 82032.745450                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements          4920276                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          496.059748                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs          415625824                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs          4920788                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            84.463266                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     8395565369000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.059748                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.968867                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.968867                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 15469.784291                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15469.784291                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16104.487966                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16104.487966                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 171657.272315                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171657.272315                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 82415.506439                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 82415.506439                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements          4797887                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          496.259979                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs          416090013                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs          4798399                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            86.714342                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle     8378704245000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.259979                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.969258                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.969258                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::3          109                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1          277                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses        846014027                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses       846014027                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst    415625824                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total      415625824                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst    415625824                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total       415625824                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst    415625824                       # number of overall hits
-system.cpu1.icache.overall_hits::total      415625824                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst      4920793                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total      4920793                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst      4920793                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total       4920793                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst      4920793                       # number of overall misses
-system.cpu1.icache.overall_misses::total      4920793                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  53750624000                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total  53750624000                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst  53750624000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total  53750624000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst  53750624000                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total  53750624000                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst    420546617                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total    420546617                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst    420546617                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total    420546617                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst    420546617                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total    420546617                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011701                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.011701                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011701                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.011701                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011701                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.011701                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10923.162994                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 10923.162994                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10923.162994                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 10923.162994                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10923.162994                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 10923.162994                       # average overall miss latency
+system.cpu1.icache.tags.tag_accesses        846575240                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses       846575240                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst    416090013                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total      416090013                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst    416090013                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total       416090013                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst    416090013                       # number of overall hits
+system.cpu1.icache.overall_hits::total      416090013                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst      4798405                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total      4798405                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst      4798405                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total       4798405                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst      4798405                       # number of overall misses
+system.cpu1.icache.overall_misses::total      4798405                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst  50998473000                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total  50998473000                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst  50998473000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total  50998473000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst  50998473000                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total  50998473000                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst    420888418                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total    420888418                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst    420888418                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total    420888418                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst    420888418                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total    420888418                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011401                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.011401                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011401                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.011401                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011401                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.011401                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 10628.213542                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 10628.213542                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 10628.213542                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 10628.213542                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 10628.213542                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 10628.213542                       # average overall miss latency
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks      4920276                       # number of writebacks
-system.cpu1.icache.writebacks::total          4920276                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      4920793                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total      4920793                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst      4920793                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total      4920793                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst      4920793                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total      4920793                       # number of overall MSHR misses
+system.cpu1.icache.writebacks::writebacks      4797887                       # number of writebacks
+system.cpu1.icache.writebacks::total          4797887                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      4798405                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total      4798405                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst      4798405                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total      4798405                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst      4798405                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total      4798405                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst          110                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total          110                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst          110                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total          110                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  51290227500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total  51290227500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  51290227500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total  51290227500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  51290227500                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total  51290227500                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     14763500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     14763500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     14763500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total     14763500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.011701                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011701                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.011701                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.011701                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.011701                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.011701                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10423.162994                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10423.162994                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10423.162994                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 10423.162994                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10423.162994                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 10423.162994                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 134213.636364                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 134213.636364                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 134213.636364                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 134213.636364                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued      7108517                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified      7108606                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit           78                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  48599271000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total  48599271000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  48599271000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total  48599271000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  48599271000                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total  48599271000                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     10226500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     10226500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     10226500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total     10226500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.011401                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.011401                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.011401                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.011401                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.011401                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.011401                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 10128.213646                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 10128.213646                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 10128.213646                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 10128.213646                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 10128.213646                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 10128.213646                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 92968.181818                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 92968.181818                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 92968.181818                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 92968.181818                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued      6995617                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified      6995617                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage       877146                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements         1947890                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       13258.686630                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs          14658232                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs         1963173                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs            7.466602                       # Average number of references to valid blocks.
-system.cpu1.l2cache.tags.warmup_cycle    10431898029000                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 12337.010876                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    64.483445                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    73.799198                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   783.393111                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.752991                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.003936                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.004504                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.047815                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.809246                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1528                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           68                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13687                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2           43                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          698                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          787                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           39                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           29                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          680                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         6525                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         6482                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.093262                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004150                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.835388                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses       340572805                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses      340572805                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       256581                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       155471                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total        412052                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks      3259472                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total      3259472                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks      6771640                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total      6771640                       # number of WritebackClean hits
-system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          476                       # number of UpgradeReq hits
-system.cpu1.l2cache.UpgradeReq_hits::total          476                       # number of UpgradeReq hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data       874528                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total       874528                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      4470558                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total      4470558                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      2746836                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total      2746836                       # number of ReadSharedReq hits
-system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       216255                       # number of InvalidateReq hits
-system.cpu1.l2cache.InvalidateReq_hits::total       216255                       # number of InvalidateReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       256581                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker       155471                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst      4470558                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data      3621364                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total        8503974                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       256581                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker       155471                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst      4470558                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data      3621364                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total       8503974                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker         9634                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         8009                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total        17643                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       195149                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total       195149                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       193373                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total       193373                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data           14                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::total           14                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data       244689                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total       244689                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       450235                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total       450235                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       858358                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total       858358                       # number of ReadSharedReq misses
-system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       265386                       # number of InvalidateReq misses
-system.cpu1.l2cache.InvalidateReq_misses::total       265386                       # number of InvalidateReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker         9634                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker         8009                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst       450235                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data      1103047                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total      1570925                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker         9634                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker         8009                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst       450235                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data      1103047                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total      1570925                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    459999000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    417305500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total    877304500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   3163875000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total   3163875000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   2039332500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   2039332500                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      6154498                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      6154498                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  13641270998                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total  13641270998                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  17048494000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total  17048494000                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  33667115000                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total  33667115000                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    534332000                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.InvalidateReq_miss_latency::total    534332000                       # number of InvalidateReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    459999000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    417305500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst  17048494000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data  47308385998                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total  65234184498                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    459999000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    417305500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst  17048494000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data  47308385998                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total  65234184498                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       266215                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       163480                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total       429695                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3259472                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total      3259472                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks      6771640                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total      6771640                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       195625                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total       195625                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       193373                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total       193373                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data           14                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::total           14                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1119217                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total      1119217                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      4920793                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total      4920793                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      3605194                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total      3605194                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       481641                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.InvalidateReq_accesses::total       481641                       # number of InvalidateReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       266215                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       163480                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst      4920793                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data      4724411                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total     10074899                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       266215                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       163480                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst      4920793                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data      4724411                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total     10074899                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.036189                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.048991                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.041059                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.997567                       # miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.997567                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.prefetcher.pfSpanPage       854583                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements         1970256                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       13301.448664                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs          14231615                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs         1985806                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs            7.166669                       # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle    10058718427000                       # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 12287.437490                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker    44.190300                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker    64.411311                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   905.409563                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.749966                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.002697                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.003931                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.055262                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.811856                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1582                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           79                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13889                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2          228                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3          690                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          664                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2            9                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3           38                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           32                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2519                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         5802                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         5375                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.096558                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.004822                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.847717                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses       333785497                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses      333785497                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker       241732                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker       150683                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total        392415                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks      3174179                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total      3174179                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks      6641283                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total      6641283                       # number of WritebackClean hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data          549                       # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total          549                       # number of UpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data       848093                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total       848093                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst      4339488                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total      4339488                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data      2669176                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total      2669176                       # number of ReadSharedReq hits
+system.cpu1.l2cache.InvalidateReq_hits::cpu1.data       193952                       # number of InvalidateReq hits
+system.cpu1.l2cache.InvalidateReq_hits::total       193952                       # number of InvalidateReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker       241732                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker       150683                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst      4339488                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data      3517269                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total        8249172                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker       241732                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker       150683                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst      4339488                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data      3517269                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total       8249172                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker        10752                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker         9335                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total        20087                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data       209731                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total       209731                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data       204666                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total       204666                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data           10                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total           10                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data       253892                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total       253892                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst       458917                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total       458917                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data       897743                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total       897743                       # number of ReadSharedReq misses
+system.cpu1.l2cache.InvalidateReq_misses::cpu1.data       252003                       # number of InvalidateReq misses
+system.cpu1.l2cache.InvalidateReq_misses::total       252003                       # number of InvalidateReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker        10752                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker         9335                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst       458917                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data      1151635                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total      1630639                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker        10752                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker         9335                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst       458917                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data      1151635                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total      1630639                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker    421263500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker    385353500                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total    806617000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data   1909199500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total   1909199500                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data   1509536500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total   1509536500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      2962499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      2962499                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  10235182000                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total  10235182000                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst  15333921500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total  15333921500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data  29041295500                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total  29041295500                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::cpu1.data    413814500                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.InvalidateReq_miss_latency::total    413814500                       # number of InvalidateReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker    421263500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker    385353500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst  15333921500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data  39276477500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total  55417016000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker    421263500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker    385353500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst  15333921500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data  39276477500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total  55417016000                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker       252484                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker       160018                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total       412502                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks      3174179                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total      3174179                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks      6641283                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total      6641283                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       210280                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total       210280                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data       204666                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total       204666                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data           10                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total           10                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data      1101985                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total      1101985                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst      4798405                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total      4798405                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      3566919                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total      3566919                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::cpu1.data       445955                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.InvalidateReq_accesses::total       445955                       # number of InvalidateReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker       252484                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker       160018                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst      4798405                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data      4668904                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total      9879811                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker       252484                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker       160018                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst      4798405                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data      4668904                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total      9879811                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.042585                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.058337                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.048696                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.997389                       # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.997389                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.218625                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.218625                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.091496                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.091496                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.238089                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.238089                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.551004                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.551004                       # miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.036189                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.048991                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.091496                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.233478                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.155925                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.036189                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.048991                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.091496                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.233478                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.155925                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 47747.456923                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 52104.569859                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 49725.358499                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 16212.611902                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 16212.611902                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 10546.107781                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 10546.107781                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data       439607                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total       439607                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 55749.424772                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 55749.424772                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 37865.767877                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 37865.767877                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 39222.696124                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 39222.696124                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  2013.414423                       # average InvalidateReq miss latency
-system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  2013.414423                       # average InvalidateReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 47747.456923                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 52104.569859                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 37865.767877                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 42888.821599                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 41525.970048                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 47747.456923                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 52104.569859                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 37865.767877                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 42888.821599                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 41525.970048                       # average overall miss latency
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.230395                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.230395                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.095639                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.095639                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.251686                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.251686                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::cpu1.data     0.565086                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_miss_rate::total     0.565086                       # miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.042585                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.058337                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.095639                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.246661                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.165048                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.042585                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.058337                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.095639                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.246661                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.165048                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 39180.013021                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 41280.503482                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 40156.170658                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  9103.086811                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  9103.086811                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  7375.609530                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  7375.609530                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 296249.900000                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 296249.900000                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 40313.133143                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 40313.133143                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 33413.278436                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 33413.278436                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 32349.230793                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 32349.230793                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::cpu1.data  1642.101483                       # average InvalidateReq miss latency
+system.cpu1.l2cache.InvalidateReq_avg_miss_latency::total  1642.101483                       # average InvalidateReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 39180.013021                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 41280.503482                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 33413.278436                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 34104.970325                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 33984.846431                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 39180.013021                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 41280.503482                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 33413.278436                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 34104.970325                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 33984.846431                       # average overall miss latency
 system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches           39620                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks      1103180                       # number of writebacks
-system.cpu1.l2cache.writebacks::total         1103180                       # number of writebacks
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data         6962                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total         6962                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data          454                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.ReadSharedReq_mshr_hits::total          454                       # number of ReadSharedReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data            1                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data         7416                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total         7416                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data         7416                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total         7416                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker         9634                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker         8009                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total        17643                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       688811                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total       688811                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       195149                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total       195149                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       193373                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       193373                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data           14                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total           14                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       237727                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total       237727                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       450235                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       450235                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       857904                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       857904                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       265385                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.InvalidateReq_mshr_misses::total       265385                       # number of InvalidateReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker         9634                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker         8009                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       450235                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1095631                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total      1563509                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker         9634                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker         8009                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       450235                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1095631                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       688811                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total      2252320                       # number of overall MSHR misses
+system.cpu1.l2cache.unused_prefetches           39843                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks      1100180                       # number of writebacks
+system.cpu1.l2cache.writebacks::total         1100180                       # number of writebacks
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data         4729                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total         4729                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::cpu1.data          266                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.ReadSharedReq_mshr_hits::total          266                       # number of ReadSharedReq MSHR hits
+system.cpu1.l2cache.InvalidateReq_mshr_hits::cpu1.data            2                       # number of InvalidateReq MSHR hits
+system.cpu1.l2cache.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data         4995                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total         4995                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data         4995                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total         4995                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker        10752                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker         9335                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total        20087                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher       687556                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total       687556                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data       209731                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total       209731                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data       204666                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total       204666                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data           10                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total           10                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       249163                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total       249163                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst       458917                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total       458917                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data       897477                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       897477                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::cpu1.data       252001                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.InvalidateReq_mshr_misses::total       252001                       # number of InvalidateReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker        10752                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker         9335                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst       458917                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data      1146640                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total      1625644                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker        10752                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker         9335                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst       458917                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data      1146640                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher       687556                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total      2313200                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst          110                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         8711                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         8821                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         9093                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         9093                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data        11035                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total        11145                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data        11949                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total        11949                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst          110                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        17804                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        17914                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    402195000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    369251500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total    771446500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  40532964082                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  40532964082                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   6306578500                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   6306578500                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3905504500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3905504500                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      5728498                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      5728498                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  11332534498                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  11332534498                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  14347084000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  14347084000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  28473868000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  28473868000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data  13840214500                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total  13840214500                       # number of InvalidateReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    402195000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    369251500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  14347084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  39806402498                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total  54924932998                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    402195000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    369251500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  14347084000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  39806402498                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  40532964082                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total  95457897080                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     13938500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data   1390451500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total   1404390000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     13938500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data   1390451500                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total   1404390000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.036189                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.048991                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.041059                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data        22984                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total        23094                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker    356751500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker    329343500                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total    686095000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher  27876431726                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total  27876431726                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data   4396610500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total   4396610500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data   3329007000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total   3329007000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      2614499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      2614499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   8260901500                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   8260901500                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst  12580419500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total  12580419500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data  23624853500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  23624853500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::cpu1.data   6839135500                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.InvalidateReq_mshr_miss_latency::total   6839135500                       # number of InvalidateReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker    356751500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker    329343500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst  12580419500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data  31885755000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total  45152269500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker    356751500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker    329343500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst  12580419500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data  31885755000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  27876431726                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total  73028701226                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst      9401500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data   1805437500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total   1814839000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst      9401500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data   1805437500                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total   1814839000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.042585                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.058337                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.048696                       # mshr miss rate for ReadReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.997567                       # mshr miss rate for UpgradeReq accesses
-system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.997567                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.997389                       # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.997389                       # mshr miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.212405                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.212405                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.091496                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.091496                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.237963                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.237963                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.551002                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.551002                       # mshr miss rate for InvalidateReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.036189                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.048991                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.091496                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.231908                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.155189                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.036189                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.048991                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.091496                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.231908                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.226104                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.226104                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.095639                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.095639                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.251611                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.251611                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::cpu1.data     0.565082                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.InvalidateReq_mshr_miss_rate::total     0.565082                       # mshr miss rate for InvalidateReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.042585                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.058337                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.095639                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.245591                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.164542                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.042585                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.058337                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.095639                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.245591                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.223558                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 41747.456923                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 46104.569859                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 43725.358499                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 58844.826929                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 58844.826929                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 32316.734905                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 32316.734905                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 20196.741531                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 20196.741531                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 409178.428571                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 409178.428571                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 47670.371889                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 47670.371889                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 31865.767877                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 31865.767877                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 33190.039911                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 33190.039911                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 52151.457317                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 52151.457317                       # average InvalidateReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 41747.456923                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 46104.569859                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 31865.767877                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 36331.942504                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 35129.272040                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 41747.456923                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 46104.569859                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 31865.767877                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 36331.942504                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 58844.826929                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 42382.031452                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 126713.636364                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 159620.192860                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 159209.840154                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 126713.636364                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 78097.702763                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 78396.226415                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests     20782124                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests     10655468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          892                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops      1707466                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      1707307                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          159                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq        502417                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp      9121363                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         9093                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         9093                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty      4367100                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean      6772532                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict      2206652                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq       838214                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq       373270                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       349428                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp       455882                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           77                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          134                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq      1149239                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp      1127446                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq      4920793                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4454860                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq       528061                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateResp       481641                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     14762082                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     16505656                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       342155                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side       581136                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total         32191029                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    629828856                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    636046096                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1307840                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      2129720                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total        1269312512                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                    5644458                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples     16439732                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.118176                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.322847                       # Request fanout histogram
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.234134                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 34156.170658                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 40544.234544                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 40544.234544                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20963.093200                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 20963.093200                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 16265.559497                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16265.559497                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 261449.900000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 261449.900000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 33154.607626                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 33154.607626                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 27413.278436                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 27413.278436                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 26323.631135                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 26323.631135                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu1.data 27139.318892                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.InvalidateReq_avg_mshr_miss_latency::total 27139.318892                       # average InvalidateReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 27413.278436                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27807.991174                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 27775.004552                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 33180.013021                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 35280.503482                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 27413.278436                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27807.991174                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 40544.234544                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 31570.422456                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 85468.181818                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 163610.104214                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 162838.851503                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 85468.181818                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 78551.927428                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 78584.870529                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests     20384822                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests     10471744                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests          887                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops      1760623                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops      1760449                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops          174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq        491097                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp      8950741                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq        11949                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp        11949                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty      4279928                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean      6642170                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict      2284917                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq       836860                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq       390891                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq       375101                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp       483493                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           67                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          115                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq      1131381                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp      1109621                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq      4798405                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq      4426002                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq       496716                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateResp       445955                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     14394916                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     16294669                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side       336160                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side       556294                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total         31582039                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side    614163064                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    626579614                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side      1280144                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side      2019872                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total        1244042694                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                    5755928                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples     16349135                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.122449                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.327837                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0          14497106     88.18%     88.18% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1           1942467     11.82%    100.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2               159      0.00%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0          14347367     87.76%     87.76% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1           2001594     12.24%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2               174      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total      16439732                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy   20566237996                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total      16349135                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy   20146131499                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy    185505924                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoopLayer0.occupancy    187574309                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy   7381299500                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy   7197716000                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy   7535601373                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy   7451139989                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy    178675000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy    176142000                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy    314921000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy    303810499                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                40334                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40334                       # Transaction distribution
-system.iobus.trans_dist::WriteReq              136621                       # Transaction distribution
-system.iobus.trans_dist::WriteResp             136621                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47682                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                40346                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40346                       # Transaction distribution
+system.iobus.trans_dist::WriteReq              136634                       # Transaction distribution
+system.iobus.trans_dist::WriteResp             136634                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47740                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio           14                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           16                       # Packet count per connected master and slave (bytes)
@@ -2334,13 +2352,13 @@ system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29600                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       122616                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231214                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       231214                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       122674                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231206                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       231206                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353910                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47702                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353960                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47760                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           32                       # Cumulative packet size per connected master and slave (bytes)
@@ -2353,17 +2371,17 @@ system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17587                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       155723                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338872                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7338872                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       155781                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7338840                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7338840                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7496681                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             36912500                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7496707                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             36949503                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                12500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               323000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               319500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer3.occupancy                 8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
@@ -2373,81 +2391,81 @@ system.iobus.reqLayer10.occupancy                8000                       # La
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer13.occupancy                8000                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy                8500                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer15.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer16.occupancy               13000                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.occupancy               14000                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer17.occupancy                8500                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            26561500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            26494000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            37416000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            37417500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           567387857                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           569020926                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            92726000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            92771000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy           147910000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy           147902000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer4.occupancy              170000                       # Layer occupancy (ticks)
 system.iobus.respLayer4.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115602                       # number of replacements
-system.iocache.tags.tagsinuse               11.206206                       # Cycle average of tags in use
+system.iocache.tags.replacements               115585                       # number of replacements
+system.iocache.tags.tagsinuse               11.243817                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115618                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115601                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         9192082489000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     7.403530                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     3.802676                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.462721                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.237667                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.700388                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         9095565849000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.827817                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     7.416000                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.239239                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.463500                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.702739                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1040820                       # Number of tag accesses
-system.iocache.tags.data_accesses             1040820                       # Number of data accesses
+system.iocache.tags.tag_accesses              1040784                       # Number of tag accesses
+system.iocache.tags.data_accesses             1040784                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8879                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8916                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8875                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8912                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106728                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106728                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115607                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115647                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115603                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115643                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115607                       # number of overall misses
-system.iocache.overall_misses::total           115647                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ethernet      5198000                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::realview.ide   1680349949                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1685547949                       # number of ReadReq miss cycles
+system.iocache.overall_misses::realview.ide       115603                       # number of overall misses
+system.iocache.overall_misses::total           115643                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet      5199500                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide   1623231612                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1628431112                       # number of ReadReq miss cycles
 system.iocache.WriteReq_miss_latency::realview.ethernet       369000                       # number of WriteReq miss cycles
 system.iocache.WriteReq_miss_latency::total       369000                       # number of WriteReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide  13547011908                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total  13547011908                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ethernet      5567000                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::realview.ide  15227361857                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total  15232928857                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ethernet      5567000                       # number of overall miss cycles
-system.iocache.overall_miss_latency::realview.ide  15227361857                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total  15232928857                       # number of overall miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide  12905416814                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total  12905416814                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet      5568500                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide  14528648426                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total  14534216926                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet      5568500                       # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide  14528648426                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total  14534216926                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8879                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8916                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8875                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8912                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106728                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115607                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115647                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115603                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115643                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115607                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115647                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115603                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115643                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -2461,53 +2479,53 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140486.486486                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::realview.ide 189249.909787                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 189047.549237                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 140527.027027                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 182899.336563                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 182723.419210                       # average ReadReq miss latency
 system.iocache.WriteReq_avg_miss_latency::realview.ethernet       123000                       # average WriteReq miss latency
 system.iocache.WriteReq_avg_miss_latency::total       123000                       # average WriteReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126930.251743                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126930.251743                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ethernet       139175                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 131716.607619                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 131719.187329                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ethernet       139175                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 131716.607619                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 131719.187329                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         33462                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120918.754348                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 120918.754348                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet 139212.500000                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 125677.088190                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 125681.769982                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet 139212.500000                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 125677.088190                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 125681.769982                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         31595                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 3547                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 3437                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.433888                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.192610                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks          106693                       # number of writebacks
-system.iocache.writebacks::total               106693                       # number of writebacks
+system.iocache.writebacks::writebacks          106695                       # number of writebacks
+system.iocache.writebacks::total               106695                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ethernet           37                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::realview.ide         8879                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         8916                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide         8875                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         8912                       # number of ReadReq MSHR misses
 system.iocache.WriteReq_mshr_misses::realview.ethernet            3                       # number of WriteReq MSHR misses
 system.iocache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide       106728                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total       106728                       # number of WriteLineReq MSHR misses
 system.iocache.demand_mshr_misses::realview.ethernet           40                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::realview.ide       115607                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total       115647                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide       115603                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total       115643                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ethernet           40                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::realview.ide       115607                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total       115647                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3348000                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::realview.ide   1236399949                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total   1239747949                       # number of ReadReq MSHR miss cycles
+system.iocache.overall_mshr_misses::realview.ide       115603                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total       115643                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3349500                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide   1179481612                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total   1182831112                       # number of ReadReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::realview.ethernet       219000                       # number of WriteReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::total       219000                       # number of WriteReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   8204144644                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   8204144644                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ethernet      3567000                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   9440544593                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   9444111593                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ethernet      3567000                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   9440544593                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   9444111593                       # number of overall MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   7559977711                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   7559977711                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet      3568500                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   8739459323                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   8743027823                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet      3568500                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   8739459323                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   8743027823                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
@@ -2521,632 +2539,638 @@ system.iocache.demand_mshr_miss_rate::total            1                       #
 system.iocache.overall_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90486.486486                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 139249.909787                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 139047.549237                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 90527.027027                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 132899.336563                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 132723.419210                       # average ReadReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet        73000                       # average WriteReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::total        73000                       # average WriteReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76869.655985                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76869.655985                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ethernet        89175                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 81660.665816                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 81663.264875                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ethernet        89175                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 81660.665816                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 81663.264875                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1288575                       # number of replacements
-system.l2c.tags.tagsinuse                63334.482670                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    5304464                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1347256                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     3.937235                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              17731050500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   24026.415823                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker   182.847205                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   272.174490                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     3917.360352                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     7074.037074                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 11678.333096                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   109.068959                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   171.850259                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     3448.642027                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     6022.848319                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  6430.905066                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.366614                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002790                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.004153                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.059774                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.107941                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.178197                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.001664                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.002622                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.052622                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.091901                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.098128                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.966408                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022         9960                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023          230                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        48491                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2           46                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3          303                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4         9611                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          230                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          185                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         1722                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         5705                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        40867                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.151978                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.003510                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.739914                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 68640564                       # Number of tag accesses
-system.l2c.tags.data_accesses                68640564                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks      2576614                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         2576614                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data          159474                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data          125945                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total              285419                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data         36876                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data         37537                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total             74413                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            50046                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            51540                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               101586                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         5134                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker         3916                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst       411784                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       545243                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       276625                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         5262                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker         4295                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst       410923                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       516914                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       270635                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          2450731                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       123087                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       119603                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           242690                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          5134                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          3916                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              411784                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              595289                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher       276625                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          5262                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          4295                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              410923                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              568454                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher       270635                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2552317                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         5134                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         3916                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             411784                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             595289                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher       276625                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         5262                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         4295                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             410923                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             568454                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher       270635                       # number of overall hits
-system.l2c.overall_hits::total                2552317                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data         60660                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         57967                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total            118627                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data        11966                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data        14089                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total           26055                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          73366                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          52915                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             126281                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         1280                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1221                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        47163                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       114217                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       194151                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         1808                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.itb.walker         1830                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst        39312                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       102014                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       208359                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         711355                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       431001                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       129981                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         560982                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         1280                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         1221                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             47163                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            187583                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       194151                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         1808                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         1830                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             39312                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            154929                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher       208359                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                837636                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         1280                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         1221                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            47163                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           187583                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       194151                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         1808                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         1830                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            39312                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           154929                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher       208359                       # number of overall misses
-system.l2c.overall_misses::total               837636                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data    923139500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data    911457500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total   1834597000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data    172867000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data    183172000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total    356039000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  10023511500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   7102572500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  17126084000                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    179763500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker    168992000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst   6377154500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  15730524500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  32714560984                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    254502500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    255185000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst   5294694000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data  14274314499                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  35606994761                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total 110856686244                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu0.data    147802000                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu1.data    150755500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total    298557500                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker    179763500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker    168992000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   6377154500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  25754036000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  32714560984                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker    254502500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker    255185000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   5294694000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  21376886999                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  35606994761                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total    127982770244                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker    179763500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker    168992000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   6377154500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  25754036000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  32714560984                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker    254502500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker    255185000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   5294694000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  21376886999                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  35606994761                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total   127982770244                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks      2576614                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      2576614                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data       220134                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data       183912                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total          404046                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data        48842                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data        51626                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total        100468                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       123412                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       104455                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           227867                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         6414                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         5137                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst       458947                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       659460                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       470776                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         7070                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         6125                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst       450235                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       618928                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       478994                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      3162086                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       554088                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       249584                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total       803672                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         6414                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         5137                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          458947                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          782872                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       470776                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         7070                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         6125                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          450235                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          723383                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher       478994                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             3389953                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         6414                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         5137                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         458947                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         782872                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       470776                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         7070                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         6125                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         450235                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         723383                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher       478994                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            3389953                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.275559                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.315189                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.293598                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.244994                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.272905                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.259336                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.594480                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.506582                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.554187                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.199563                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.237687                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.102763                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.173198                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.255728                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.298776                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.087314                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.164824                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.224964                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.777857                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.520791                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.698024                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.199563                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.237687                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.102763                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.239609                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.255728                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.298776                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.087314                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.214173                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.247094                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.199563                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.237687                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.102763                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.239609                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.255728                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.298776                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.087314                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.214173                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.247094                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 15218.257501                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 15723.730743                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 15465.256645                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 14446.515126                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 13001.064660                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total 13664.901171                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 136623.388218                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 134226.070112                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 135618.850025                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 140440.234375                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 138404.586405                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 135215.200475                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 137724.896469                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 168500.605117                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 140764.657080                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 139445.355191                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 134683.913309                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 139925.054394                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 170892.520894                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 155838.767203                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   342.927279                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu1.data  1159.827206                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total   532.205133                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 140440.234375                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker 138404.586405                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 135215.200475                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 137294.083153                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 168500.605117                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 140764.657080                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 139445.355191                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 134683.913309                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 137978.603096                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 170892.520894                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 152790.436710                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 140440.234375                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker 138404.586405                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 135215.200475                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 137294.083153                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 168500.605117                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 140764.657080                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 139445.355191                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 134683.913309                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 137978.603096                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 170892.520894                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 152790.436710                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs              1300                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70834.061455                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70834.061455                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 89212.500000                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 75598.897286                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 75603.606124                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 89212.500000                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 75598.897286                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 75603.606124                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1336257                       # number of replacements
+system.l2c.tags.tagsinuse                63239.486009                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    5390392                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1394864                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     3.864457                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               9808893500                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   23096.089917                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   135.068224                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   220.083460                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4065.866850                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     8220.853874                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher  8325.282047                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   163.986041                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   269.420690                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2932.882407                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     5116.369986                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 10693.582513                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.352418                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002061                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.003358                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.062040                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.125440                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.127034                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002502                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.004111                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.044752                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.078070                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.163171                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.964958                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022        10513                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023          227                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        47867                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2          208                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3          519                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4         9786                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          227                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         1623                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5220                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        40883                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.160416                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.003464                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.730392                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 69855982                       # Number of tag accesses
+system.l2c.tags.data_accesses                69855982                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks      2606701                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         2606701                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data          157949                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data          130434                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total              288383                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data         36828                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data         37034                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total             73862                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            45889                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            57251                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               103140                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker         4670                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker         3337                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst       411404                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       536957                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher       268808                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker         6004                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker         5313                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst       419752                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       541221                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher       283166                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          2480632                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       118921                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       122409                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           241330                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          4670                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          3337                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              411404                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              582846                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher       268808                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          6004                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          5313                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              419752                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              598472                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher       283166                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2583772                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         4670                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         3337                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             411404                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             582846                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher       268808                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         6004                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         5313                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             419752                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             598472                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher       283166                       # number of overall hits
+system.l2c.overall_hits::total                2583772                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data         61222                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         59774                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total            120996                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data        13056                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data        12621                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total           25677                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          80578                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          52729                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             133307                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker         1465                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.itb.walker         1507                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        49296                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       137179                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       229932                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.dtb.walker         2146                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.itb.walker         2116                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst        39165                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data        95585                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher       188965                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         747356                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       446352                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       114497                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         560849                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         1465                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         1507                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             49296                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            217757                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       229932                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         2146                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         2116                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             39165                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            148314                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher       188965                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                880663                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         1465                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         1507                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            49296                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           217757                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       229932                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         2146                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         2116                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            39165                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           148314                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher       188965                       # number of overall misses
+system.l2c.overall_misses::total               880663                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data    367859500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data    359764000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    727623500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data     70353500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data     71619000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total    141972500                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   7055893500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   4403905000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  11459798500                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker    131430500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker    136636000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   4206937000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  12205051500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  27523923010                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.dtb.walker    192694000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.itb.walker    194855000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst   3362110000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data   8709641000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher  22702984983                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  79366262993                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu0.data     47144000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu1.data     45361000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total     92505000                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker    131430500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker    136636000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   4206937000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  19260945000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  27523923010                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker    192694000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker    194855000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst   3362110000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data  13113546000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher  22702984983                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     90826061493                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker    131430500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker    136636000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   4206937000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  19260945000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  27523923010                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker    192694000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker    194855000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst   3362110000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data  13113546000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher  22702984983                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    90826061493                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks      2606701                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      2606701                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data       219171                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data       190208                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total          409379                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data        49884                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data        49655                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total         99539                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       126467                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       109980                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           236447                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker         6135                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker         4844                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst       460700                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       674136                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       498740                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker         8150                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker         7429                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst       458917                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       636806                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher       472131                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      3227988                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       565273                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       236906                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total       802179                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         6135                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         4844                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          460700                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          800603                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       498740                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         8150                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         7429                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          458917                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          746786                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher       472131                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             3464435                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         6135                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         4844                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         460700                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         800603                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       498740                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         8150                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         7429                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         458917                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         746786                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher       472131                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            3464435                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.279334                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.314256                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.295560                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.261727                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.254174                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.257959                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.637146                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.479442                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.563792                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.238794                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.311107                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.107002                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.203489                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.dtb.walker     0.263313                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.itb.walker     0.284830                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.085342                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.150101                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.231524                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.789622                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.483301                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.699157                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.238794                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.311107                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.107002                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.271991                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.263313                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.284830                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.085342                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.198603                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.254201                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.238794                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.311107                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.107002                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.271991                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.263313                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.284830                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.085342                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.198603                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.254201                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  6008.616184                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  6018.737244                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  6013.616153                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  5388.595282                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  5674.589969                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  5529.170074                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 87566.004368                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 83519.600220                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 85965.466930                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 89713.651877                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker 90667.551427                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 85340.331873                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 88971.719432                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.dtb.walker 89792.171482                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.itb.walker 92086.483932                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 85844.759351                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 91119.328346                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 106196.060503                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu0.data   105.620676                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu1.data   396.176319                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total   164.937443                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 89713.651877                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 90667.551427                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 85340.331873                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 88451.553796                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 89792.171482                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 92086.483932                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 85844.759351                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 88417.452162                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 103133.731624                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 89713.651877                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 90667.551427                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 85340.331873                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 88451.553796                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 119704.621410                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 89792.171482                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 92086.483932                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 85844.759351                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 88417.452162                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 120143.862530                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 103133.731624                       # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs               237                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                       25                       # number of cycles access was blocked
+system.l2c.blocked::no_mshrs                        1                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs            52                       # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs           237                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1038944                       # number of writebacks
-system.l2c.writebacks::total                  1038944                       # number of writebacks
-system.l2c.ReadSharedReq_mshr_hits::cpu0.inst           98                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.data           25                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst           68                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data           17                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total          208                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst             98                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.data             25                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst             68                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data             17                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                208                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst            98                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.data            25                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst            68                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data            17                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total               208                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks        42465                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total        42465                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        60660                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data        57967                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total       118627                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        11966                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        14089                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total        26055                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        73366                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        52915                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        126281                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         1280                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker         1221                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        47065                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       114192                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       194151                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         1808                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         1830                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        39244                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data       101997                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       208359                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       711147                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu0.data       431001                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data       129981                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       560982                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker         1280                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker         1221                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        47065                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       187558                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       194151                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker         1808                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker         1830                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        39244                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data       154912                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       208359                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           837428                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker         1280                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker         1221                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        47065                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       187558                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       194151                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker         1808                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker         1830                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        39244                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data       154912                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       208359                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          837428                       # number of overall MSHR misses
+system.l2c.writebacks::writebacks             1068644                       # number of writebacks
+system.l2c.writebacks::total                  1068644                       # number of writebacks
+system.l2c.ReadSharedReq_mshr_hits::cpu0.inst           42                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu0.data            7                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.inst          109                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.data           24                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total          182                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst             42                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data              7                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst            109                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data             24                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                182                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst            42                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.data             7                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst           109                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data            24                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total               182                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks        46836                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total        46836                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data        61222                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data        59774                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total       120996                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data        13056                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data        12621                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total        25677                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        80578                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        52729                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        133307                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker         1465                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker         1507                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        49254                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       137172                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       229932                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.dtb.walker         2146                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.itb.walker         2116                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst        39056                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data        95561                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher       188965                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       747174                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu0.data       446352                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data       114497                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       560849                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker         1465                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker         1507                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        49254                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       217750                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       229932                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker         2146                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker         2116                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        39056                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data       148290                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher       188965                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           880481                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker         1465                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker         1507                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        49254                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       217750                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       229932                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker         2146                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker         2116                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        39056                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data       148290                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher       188965                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          880481                       # number of overall MSHR misses
 system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        43125                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        29450                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        27617                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst          110                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         8709                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        81394                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28924                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         9093                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        38017                       # number of WriteReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        11033                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        81885                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        26565                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        11949                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        38514                       # number of WriteReq MSHR uncacheable
 system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        43125                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        58374                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        54182                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst          110                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        17802                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total       119411                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   4288394500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   4102128000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   8390522500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    882418000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data   1039410000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total   1921828000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   9289531460                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   6573150768                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  15862682228                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    166958510                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker    156778008                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   5894891941                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  14584550481                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  30771342562                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    236409526                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    236875020                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   4895215723                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  13251631295                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  33521925244                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total 103716578310                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  29736888998                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   8990235999                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total  38727124997                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    166958510                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    156778008                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   5894891941                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  23874081941                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  30771342562                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    236409526                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    236875020                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   4895215723                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data  19824782063                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  33521925244                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total 119579260538                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    166958510                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    156778008                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   5894891941                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  23874081941                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  30771342562                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    236409526                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    236875020                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   4895215723                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data  19824782063                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  33521925244                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total 119579260538                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   4854521000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   4673220523                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     11957000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   1233601518                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total  10773300041                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   4854521000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   4673220523                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     11957000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   1233601518                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total  10773300041                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        22982                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total       120399                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   1334926500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   1302438000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total   2637364500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data    323030000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data    313272000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total    636302000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   6250073584                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   3876565100                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  10126638684                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker    116780001                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker    121565002                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   3711112036                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  10832879176                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  25224418397                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.dtb.walker    171229509                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.itb.walker    173694002                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst   2962814058                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   7752148763                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher  20813061565                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  71879702509                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data   8910827500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   2333318000                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total  11244145500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    116780001                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    121565002                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   3711112036                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  17082952760                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  25224418397                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    171229509                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    173694002                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst   2962814058                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data  11628713863                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher  20813061565                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  82006341193                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    116780001                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    121565002                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   3711112036                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  17082952760                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  25224418397                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    171229509                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    173694002                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst   2962814058                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data  11628713863                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher  20813061565                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  82006341193                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   2719782000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   4353667507                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst      7421000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   1606781004                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   8687651511                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   2719782000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   4353667507                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst      7421000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   1606781004                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   8687651511                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.275559                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.315189                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.293598                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.244994                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.272905                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.259336                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.594480                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.506582                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.554187                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.199563                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.237687                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.102550                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.173160                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.255728                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.298776                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.087163                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.164796                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.224898                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.777857                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.520791                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.698024                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.199563                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.237687                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.102550                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.239577                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.255728                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.298776                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.087163                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.214149                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.247032                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.199563                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.237687                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.102550                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.239577                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.412406                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.255728                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.298776                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.087163                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.214149                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.434993                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.247032                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 70695.590175                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 70766.608588                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 70730.293272                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 73743.774026                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73774.575910                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 73760.429860                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 126619.025979                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 124220.934858                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 125614.163873                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 130436.335938                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 128401.316953                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 125250.014682                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 127719.546737                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 158491.805667                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 130757.481195                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 129439.901639                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 124737.940144                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 129921.775101                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 160885.420087                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 145844.077680                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 68994.942002                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 69165.770374                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 69034.523384                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 130436.335938                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 128401.316953                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 125250.014682                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 127289.062269                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 158491.805667                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 130757.481195                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 129439.901639                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 124737.940144                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 127974.476238                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 160885.420087                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 142793.482590                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 130436.335938                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 128401.316953                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 125250.014682                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 127289.062269                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 158491.805667                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 130757.481195                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 129439.901639                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 124737.940144                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 127974.476238                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 160885.420087                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 142793.482590                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112568.602899                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 158683.209610                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst       108700                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 141646.746814                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 132359.879610                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112568.602899                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 80056.540977                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst       108700                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 69295.670037                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 90220.331804                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               81394                       # Transaction distribution
-system.membus.trans_dist::ReadResp             801457                       # Transaction distribution
-system.membus.trans_dist::WriteReq              38017                       # Transaction distribution
-system.membus.trans_dist::WriteResp             38017                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1145637                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           202586                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq           388021                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq         309846                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp              24                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeFailReq            5                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            139521                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           122200                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        720063                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        663960                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122616                       # Packet count per connected master and slave (bytes)
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.279334                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.314256                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.295560                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.261727                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.254174                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.257959                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.637146                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.479442                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.563792                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.238794                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.311107                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.106911                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.203478                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.dtb.walker     0.263313                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.itb.walker     0.284830                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.085105                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.150063                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.231467                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.789622                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.483301                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.699157                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.238794                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.311107                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.106911                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.271982                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.263313                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.284830                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.085105                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.198571                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.254149                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.238794                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.311107                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.106911                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.271982                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.461026                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.263313                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.284830                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.085105                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.198571                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.400238                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.254149                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 21804.686224                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21789.373306                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 21797.121392                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 24741.881127                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24821.487996                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 24781.010243                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 77565.508997                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 73518.653872                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 75964.793177                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 75346.409144                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 78972.962237                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 75860.663099                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 81122.516121                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 96202.092831                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 19963.677770                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20378.857088                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 20048.436388                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 75346.409144                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 78452.136670                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75860.663099                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 78418.732639                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 93138.115636                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 79713.311263                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 80666.889184                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 75346.409144                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 78452.136670                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 109703.818507                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 79790.078751                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 82086.012287                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75860.663099                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 78418.732639                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 110142.415606                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 93138.115636                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63067.408696                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 157644.476482                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 67463.636364                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 145634.098069                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 106095.762484                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63067.408696                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 80352.654147                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 67463.636364                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 69914.759551                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 72157.173324                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       3697678                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      2246661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         3188                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               81885                       # Transaction distribution
+system.membus.trans_dist::ReadResp             837971                       # Transaction distribution
+system.membus.trans_dist::WriteReq              38514                       # Transaction distribution
+system.membus.trans_dist::WriteResp             38514                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1175339                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           216465                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq           402269                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq         335845                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp              22                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            147056                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           129063                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        756086                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        664574                       # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122674                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           92                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        24516                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4262617                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      4409841                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       238367                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       238367                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                4648208                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155723                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        26434                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4433526                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      4582726                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237876                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       237876                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                4820602                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155781                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          204                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        49032                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    119974316                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    120179275                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7283904                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7283904                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               127463179                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           565217                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3689099                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        52868                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    124620204                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    124829057                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7253952                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7253952                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               132083009                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           605187                       # Total snoops (count)
+system.membus.snoop_fanout::samples           2426230                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.013777                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.116566                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 3689099    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 2392803     98.62%     98.62% # Request fanout histogram
+system.membus.snoop_fanout::1                   33427      1.38%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             3689099                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           101296000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             2426230                       # Request fanout histogram
+system.membus.reqLayer0.occupancy           101268497                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               54500                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            20132498                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            21861496                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          7983633356                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          8209418227                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         4606610325                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         4835085635                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           45425919                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           45398182                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -3200,53 +3224,53 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     10607741                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      5778542                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests      1706398                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops         126357                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops       115095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops        11262                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              81396                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           3972795                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             38017                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            38017                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      3722299                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2264546                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          665609                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq        384259                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp        1049868                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq          134                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp          134                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           281631                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          281631                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      3898638                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq       910400                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp       803672                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      8440853                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      7105433                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              15546286                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    205041299                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    177324920                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              382366219                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         2848440                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          7664337                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.347835                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.479358                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests     10840157                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      5896724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests      1754214                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops         132701                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops       121224                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops        11477                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              81887                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           4082535                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             38514                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            38514                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      3675345                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2314292                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          683405                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq        409707                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp        1093112                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq          115                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp          115                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           292338                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          292338                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      4001459                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq       832376                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp       802179                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      8623692                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      7234411                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              15858103                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side    210145531                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side    178915910                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              389061441                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         2781791                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          7676067                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.360389                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.483218                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                5009678     65.36%     65.36% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                2643397     34.49%     99.85% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                  11262      0.15%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                4921172     64.11%     64.11% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                2743418     35.74%     99.85% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                  11477      0.15%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            7664337                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         8363064932                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            7676067                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         8520913919                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy          2585436                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy          2554437                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        3816515270                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        3920667694                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        3482933794                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        3580148330                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt
index 9849a9aeb..cc4952e71 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                 51.759374                       # Nu
 sim_ticks                                51759374264500                       # Number of ticks simulated
 final_tick                               51759374264500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 729832                       # Simulator instruction rate (inst/s)
-host_op_rate                                   857659                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            45135767006                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 675484                       # Number of bytes of host memory used
-host_seconds                                  1146.75                       # Real time elapsed on the host
+host_inst_rate                                 790659                       # Simulator instruction rate (inst/s)
+host_op_rate                                   929140                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            48897567060                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 670860                       # Number of bytes of host memory used
+host_seconds                                  1058.53                       # Real time elapsed on the host
 sim_insts                                   836933434                       # Number of instructions simulated
 sim_ops                                     983519389                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt
index a460c7e41..485528e29 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt
@@ -1,74 +1,74 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 51.111167                       # Number of seconds simulated
-sim_ticks                                51111167216500                       # Number of ticks simulated
-final_tick                               51111167216500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 51.111166                       # Number of seconds simulated
+sim_ticks                                51111166190000                       # Number of ticks simulated
+final_tick                               51111166190000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1129745                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1327694                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            58788800163                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 676512                       # Number of bytes of host memory used
-host_seconds                                   869.40                       # Real time elapsed on the host
-sim_insts                                   982203438                       # Number of instructions simulated
-sim_ops                                    1154301153                       # Number of ops (including micro ops) simulated
+host_inst_rate                                1183514                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1390863                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            61528862033                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 673932                       # Number of bytes of host memory used
+host_seconds                                   830.69                       # Real time elapsed on the host
+sim_insts                                   983128290                       # Number of instructions simulated
+sim_ops                                    1155370468                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker       206336                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker       188160                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          3278004                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         38030280                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       207616                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       185216                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          2205952                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data         36881856                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        436800                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             81620220                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      3278004                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      2205952                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         5483956                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks    103277568                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker       206080                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker       186880                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          3298228                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         38035976                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       206656                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       186304                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          2187520                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data         36841280                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        435200                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             81584124                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      3298228                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      2187520                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         5485748                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks    103274624                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         103298148                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         3224                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         2940                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             91626                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            594236                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         3244                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         2894                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             34468                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            576279                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6825                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1315736                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1613712                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total         103295204                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         3220                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         2920                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             91942                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            594325                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         3229                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         2911                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             34180                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            575645                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6800                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total               1315172                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1613666                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1616285                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          4037                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          3681                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               64135                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              744070                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          4062                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          3624                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               43160                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              721601                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             8546                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1596916                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          64135                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          43160                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             107295                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2020646                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1616239                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          4032                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          3656                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               64530                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              744181                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          4043                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          3645                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               42799                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              720807                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             8515                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1596209                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          64530                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          42799                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             107330                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           2020588                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu0.data                403                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                2021049                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2020646                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         4037                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         3681                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              64135                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             744473                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         4062                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         3624                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              43160                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             721601                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            8546                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                3617964                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                2020991                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           2020588                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         4032                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         3656                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              64530                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             744584                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         4043                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         3645                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              42799                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             720807                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            8515                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                3617200                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total           132                       # Number of bytes read from this memory
@@ -121,45 +121,45 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   145509                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               145509                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walkWaitTime::samples       145509                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0         145509    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       145509                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                   145178                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               145178                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walkWaitTime::samples       145178                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0         145178    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total       145178                       # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walksPending::samples     22846000                       # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::0       22846000    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::total     22846000                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K       108299     85.66%     85.66% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        18127     14.34%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total       126426                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       145509                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkPageSizes::4K       108127     85.58%     85.58% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        18215     14.42%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total       126342                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       145178                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       145509                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       126426                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       145178                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       126342                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       126426                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       271935                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       126342                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       271520                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    91814095                       # DTB read hits
-system.cpu0.dtb.read_misses                    108271                       # DTB read misses
-system.cpu0.dtb.write_hits                   84019310                       # DTB write hits
-system.cpu0.dtb.write_misses                    37238                       # DTB write misses
+system.cpu0.dtb.read_hits                    91916513                       # DTB read hits
+system.cpu0.dtb.read_misses                    107962                       # DTB read misses
+system.cpu0.dtb.write_hits                   84123596                       # DTB write hits
+system.cpu0.dtb.write_misses                    37216                       # DTB write misses
 system.cpu0.dtb.flush_tlb                       51122                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              25423                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                    574                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   56716                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_tlb_mva_asid              25185                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                    570                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   56806                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  4781                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  4849                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.dtb.perms_faults                    10952                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                91922366                       # DTB read accesses
-system.cpu0.dtb.write_accesses               84056548                       # DTB write accesses
+system.cpu0.dtb.read_accesses                92024475                       # DTB read accesses
+system.cpu0.dtb.write_accesses               84160812                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        175833405                       # DTB hits
-system.cpu0.dtb.misses                         145509                       # DTB misses
-system.cpu0.dtb.accesses                    175978914                       # DTB accesses
+system.cpu0.dtb.hits                        176040109                       # DTB hits
+system.cpu0.dtb.misses                         145178                       # DTB misses
+system.cpu0.dtb.accesses                    176185287                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -189,289 +189,289 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    70811                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                70811                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walkWaitTime::samples        70811                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          70811    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        70811                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walks                    70488                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                70488                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walkWaitTime::samples        70488                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          70488    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        70488                       # Table walker wait (enqueue to first request) latency
 system.cpu0.itb.walker.walksPending::samples     22844500                       # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::0       22844500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::total     22844500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        62036     96.03%     96.03% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M         2564      3.97%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        64600                       # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::4K        61740     96.00%     96.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M         2570      4.00%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        64310                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        70811                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        70811                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        70488                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        70488                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        64600                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        64600                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       135411                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   492376819                       # ITB inst hits
-system.cpu0.itb.inst_misses                     70811                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        64310                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        64310                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       134798                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   493160707                       # ITB inst hits
+system.cpu0.itb.inst_misses                     70488                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
 system.cpu0.itb.flush_tlb                       51122                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              25423                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                    574                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   40510                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              25185                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                    570                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   40500                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               492447630                       # ITB inst accesses
-system.cpu0.itb.hits                        492376819                       # DTB hits
-system.cpu0.itb.misses                          70811                       # DTB misses
-system.cpu0.itb.accesses                    492447630                       # DTB accesses
-system.cpu0.numCycles                     98037037144                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               493231195                       # ITB inst accesses
+system.cpu0.itb.hits                        493160707                       # DTB hits
+system.cpu0.itb.misses                          70488                       # DTB misses
+system.cpu0.itb.accesses                    493231195                       # DTB accesses
+system.cpu0.numCycles                     98036837820                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu0.kern.inst.quiesce                   16775                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  492158167                       # Number of instructions committed
-system.cpu0.committedOps                    578111598                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            529632754                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                450817                       # Number of float alu accesses
-system.cpu0.num_func_calls                   28493916                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     76040779                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   529632754                       # number of integer instructions
-system.cpu0.num_fp_insts                       450817                       # number of float instructions
-system.cpu0.num_int_register_reads          782886511                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         420745648                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              732502                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             369640                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           132702438                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes          132380757                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                    175957130                       # number of memory refs
-system.cpu0.num_load_insts                   91908746                       # Number of load instructions
-system.cpu0.num_store_insts                  84048384                       # Number of store instructions
-system.cpu0.num_idle_cycles              96929538971.519501                       # Number of idle cycles
-system.cpu0.num_busy_cycles              1107498172.480497                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.011297                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.988703                       # Percentage of idle cycles
-system.cpu0.Branches                        110098677                       # Number of branches fetched
+system.cpu0.committedInsts                  492942676                       # Number of instructions committed
+system.cpu0.committedOps                    578945163                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            530362809                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                453024                       # Number of float alu accesses
+system.cpu0.num_func_calls                   28530371                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     76157318                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   530362809                       # number of integer instructions
+system.cpu0.num_fp_insts                       453024                       # number of float instructions
+system.cpu0.num_int_register_reads          784322084                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         421327896                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              740492                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             361708                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           133053105                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes          132724899                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                    176163553                       # number of memory refs
+system.cpu0.num_load_insts                   92011132                       # Number of load instructions
+system.cpu0.num_store_insts                  84152421                       # Number of store instructions
+system.cpu0.num_idle_cycles              96928545322.027405                       # Number of idle cycles
+system.cpu0.num_busy_cycles              1108292497.972592                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.011305                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.988695                       # Percentage of idle cycles
+system.cpu0.Branches                        110262676                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                401203105     69.36%     69.36% # Class of executed instruction
-system.cpu0.op_class::IntMult                 1174268      0.20%     69.56% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    49936      0.01%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc             53536      0.01%     69.58% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.58% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.58% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.58% # Class of executed instruction
-system.cpu0.op_class::MemRead                91908746     15.89%     85.47% # Class of executed instruction
-system.cpu0.op_class::MemWrite               84048384     14.53%    100.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                401826971     69.37%     69.37% # Class of executed instruction
+system.cpu0.op_class::IntMult                 1176436      0.20%     69.57% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    51169      0.01%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc             52500      0.01%     69.59% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.59% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.59% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.59% # Class of executed instruction
+system.cpu0.op_class::MemRead                92011132     15.88%     85.47% # Class of executed instruction
+system.cpu0.op_class::MemWrite               84152421     14.53%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 578437975                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements         11606642                       # number of replacements
+system.cpu0.op_class::total                 579270629                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements         11609443                       # number of replacements
 system.cpu0.dcache.tags.tagsinuse          511.999719                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          339855015                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs         11607154                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            29.279789                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.total_refs          340216355                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs         11609955                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            29.303848                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         33050500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   263.642285                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   248.357434                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.514926                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.485073                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   262.381327                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data   249.618393                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.512464                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.487536                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          196                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses       1417455895                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses      1417455895                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     85600779                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     85509781                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total      171110560                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     79545514                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data     79528016                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total     159073530                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       209330                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       214983                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       424313                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       144241                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu1.data       192044                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       336285                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      2149130                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      2154418                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      4303548                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2275074                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data      2280572                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      4555646                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    165290534                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data    165229841                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       330520375                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    165499864                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data    165444824                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      330944688                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      3016518                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data      2987065                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      6003583                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1295456                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data      1272689                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      2568145                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       788237                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data       797661                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total      1585898                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       761490                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu1.data       485280                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total      1246770                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       126843                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       127060                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       253903                       # number of LoadLockedReq misses
+system.cpu0.dcache.tags.tag_accesses       1418915240                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses      1418915240                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     85703422                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     85585649                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total      171289071                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     79649076                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data     79602210                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total     159251286                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       209671                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       214329                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       424000                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       145368                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu1.data       191474                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       336842                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      2140895                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      2164816                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      4305711                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2265304                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data      2292996                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      4558300                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    165497866                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data    165379333                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       330877199                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    165707537                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data    165593662                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      331301199                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      3022640                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data      2983261                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      6005901                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1299985                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data      1269181                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      2569166                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       790936                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data       794497                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total      1585433                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       765655                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu1.data       480562                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total      1246217                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       125328                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       129063                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       254391                       # number of LoadLockedReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      5073464                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data      4745034                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       9818498                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      5861701                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data      5542695                       # number of overall misses
-system.cpu0.dcache.overall_misses::total     11404396                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     88617297                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     88496846                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total    177114143                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     80840970                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data     80800705                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total    161641675                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       997567                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data      1012644                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total      2010211                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       905731                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       677324                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1583055                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2275973                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      2281478                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      4557451                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2275074                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      2280573                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      4555647                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    170363998                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data    169974875                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    340338873                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    171361565                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data    170987519                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    342349084                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.034040                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.033753                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.033897                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.016025                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.015751                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.015888                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.790159                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.787701                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.788921                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.840746                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.716467                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.787572                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055731                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.055692                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055712                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.demand_misses::cpu0.data      5088280                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data      4733004                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       9821284                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      5879216                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data      5527501                       # number of overall misses
+system.cpu0.dcache.overall_misses::total     11406717                       # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     88726062                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     88568910                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total    177294972                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     80949061                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data     80871391                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total    161820452                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      1000607                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data      1008826                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total      2009433                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       911023                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       672036                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1583059                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2266223                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      2293879                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      4560102                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2265304                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      2292997                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      4558301                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    170586146                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data    170112337                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    340698483                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    171586753                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data    171121163                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    342707916                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.034067                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.033683                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.033875                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.016059                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.015694                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.015877                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.790456                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.787546                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.788995                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.840434                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.715084                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.787221                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055303                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.056264                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055786                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000000                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000000                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029780                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.027916                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.028849                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.034207                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.032416                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.033312                       # miss rate for overall accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029828                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.027823                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.028827                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.034264                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.032302                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.033284                       # miss rate for overall accesses
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      8917390                       # number of writebacks
-system.cpu0.dcache.writebacks::total          8917390                       # number of writebacks
-system.cpu0.icache.tags.replacements         14265253                       # number of replacements
+system.cpu0.dcache.writebacks::writebacks      8920157                       # number of writebacks
+system.cpu0.dcache.writebacks::total          8920157                       # number of writebacks
+system.cpu0.icache.tags.replacements         14275419                       # number of replacements
 system.cpu0.icache.tags.tagsinuse          511.984599                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          968529210                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs         14265765                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            67.891852                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.total_refs          969443892                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs         14275931                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            67.907578                       # Average number of references to valid blocks.
 system.cpu0.icache.tags.warmup_cycle       6061930000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   268.596946                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   243.387653                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.524603                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.475367                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   268.598488                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst   243.386111                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.524606                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.475363                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          239                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          261                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        997060750                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       997060750                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    485302740                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst    483226470                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      968529210                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    485302740                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst    483226470                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       968529210                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    485302740                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst    483226470                       # number of overall hits
-system.cpu0.icache.overall_hits::total      968529210                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      7138679                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst      7127091                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total     14265770                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      7138679                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst      7127091                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total      14265770                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      7138679                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst      7127091                       # number of overall misses
-system.cpu0.icache.overall_misses::total     14265770                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    492441419                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst    490353561                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    982794980                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    492441419                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst    490353561                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    982794980                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    492441419                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst    490353561                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    982794980                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014497                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.014535                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.014516                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014497                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.014535                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.014516                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014497                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.014535                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.014516                       # miss rate for overall accesses
+system.cpu0.icache.tags.tag_accesses        997995764                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       997995764                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    486058611                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst    483385281                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      969443892                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    486058611                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst    483385281                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       969443892                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    486058611                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst    483385281                       # number of overall hits
+system.cpu0.icache.overall_hits::total      969443892                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      7166406                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst      7109530                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total     14275936                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      7166406                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst      7109530                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total      14275936                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      7166406                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst      7109530                       # number of overall misses
+system.cpu0.icache.overall_misses::total     14275936                       # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    493225017                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst    490494811                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    983719828                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    493225017                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst    490494811                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    983719828                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    493225017                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst    490494811                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    983719828                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014530                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.014495                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.014512                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014530                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.014495                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.014512                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014530                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.014495                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.014512                       # miss rate for overall accesses
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks     14265253                       # number of writebacks
-system.cpu0.icache.writebacks::total         14265253                       # number of writebacks
+system.cpu0.icache.writebacks::writebacks     14275419                       # number of writebacks
+system.cpu0.icache.writebacks::total         14275419                       # number of writebacks
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -501,45 +501,45 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   143142                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               143142                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walkWaitTime::samples       143142                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0         143142    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       143142                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walks                   143940                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               143940                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walkWaitTime::samples       143940                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0         143940    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       143940                       # Table walker wait (enqueue to first request) latency
 system.cpu1.dtb.walker.walksPending::samples   1000001000                       # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::0     1000001000    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::total   1000001000                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K       106698     85.48%     85.48% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M        18131     14.52%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total       124829                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       143142                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkPageSizes::4K       107031     85.37%     85.37% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        18349     14.63%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total       125380                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       143940                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       143142                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       124829                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       143940                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       125380                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       124829                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       267971                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       125380                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       269320                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    91711522                       # DTB read hits
-system.cpu1.dtb.read_misses                    106128                       # DTB read misses
-system.cpu1.dtb.write_hits                   83752453                       # DTB write hits
-system.cpu1.dtb.write_misses                    37014                       # DTB write misses
+system.cpu1.dtb.read_hits                    91791346                       # DTB read hits
+system.cpu1.dtb.read_misses                    106897                       # DTB read misses
+system.cpu1.dtb.write_hits                   83829592                       # DTB write hits
+system.cpu1.dtb.write_misses                    37043                       # DTB write misses
 system.cpu1.dtb.flush_tlb                       51111                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              24348                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                    565                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   56325                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_tlb_mva_asid              24586                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                    569                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   56691                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  4754                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                  4731                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.dtb.perms_faults                    10699                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                91817650                       # DTB read accesses
-system.cpu1.dtb.write_accesses               83789467                       # DTB write accesses
+system.cpu1.dtb.read_accesses                91898243                       # DTB read accesses
+system.cpu1.dtb.write_accesses               83866635                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        175463975                       # DTB hits
-system.cpu1.dtb.misses                         143142                       # DTB misses
-system.cpu1.dtb.accesses                    175607117                       # DTB accesses
+system.cpu1.dtb.hits                        175620938                       # DTB hits
+system.cpu1.dtb.misses                         143940                       # DTB misses
+system.cpu1.dtb.accesses                    175764878                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -569,109 +569,109 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    69345                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                69345                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walkWaitTime::samples        69345                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          69345    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        69345                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walks                    69853                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                69853                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walkWaitTime::samples        69853                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          69853    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        69853                       # Table walker wait (enqueue to first request) latency
 system.cpu1.itb.walker.walksPending::samples   1000000500                       # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::0     1000000500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::total   1000000500                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        60894     96.02%     96.02% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M         2524      3.98%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        63418                       # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::4K        61351     96.02%     96.02% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M         2542      3.98%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        63893                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        69345                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        69345                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        69853                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        69853                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        63418                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        63418                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       132763                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   490290143                       # ITB inst hits
-system.cpu1.itb.inst_misses                     69345                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        63893                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        63893                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       133746                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   490430918                       # ITB inst hits
+system.cpu1.itb.inst_misses                     69853                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
 system.cpu1.itb.flush_tlb                       51111                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              24348                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                    565                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   40528                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              24586                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                    569                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   41078                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               490359488                       # ITB inst accesses
-system.cpu1.itb.hits                        490290143                       # DTB hits
-system.cpu1.itb.misses                          69345                       # DTB misses
-system.cpu1.itb.accesses                    490359488                       # DTB accesses
-system.cpu1.numCycles                     97462077146                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               490500771                       # ITB inst accesses
+system.cpu1.itb.hits                        490430918                       # DTB hits
+system.cpu1.itb.misses                          69853                       # DTB misses
+system.cpu1.itb.accesses                    490500771                       # DTB accesses
+system.cpu1.numCycles                     97462088232                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                  490045271                       # Number of instructions committed
-system.cpu1.committedOps                    576189555                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses            528249503                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                430532                       # Number of float alu accesses
-system.cpu1.num_func_calls                   28340665                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts     75582970                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                   528249503                       # number of integer instructions
-system.cpu1.num_fp_insts                       430532                       # number of float instructions
-system.cpu1.num_int_register_reads          777873169                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes         419771432                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads              687265                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes             378920                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           131316168                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes          131060074                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                    175582205                       # number of memory refs
-system.cpu1.num_load_insts                   91803684                       # Number of load instructions
-system.cpu1.num_store_insts                  83778521                       # Number of store instructions
-system.cpu1.num_idle_cycles              96357522330.236954                       # Number of idle cycles
-system.cpu1.num_busy_cycles              1104554815.763041                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.011333                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.988667                       # Percentage of idle cycles
-system.cpu1.Branches                        109435377                       # Number of branches fetched
+system.cpu1.committedInsts                  490185614                       # Number of instructions committed
+system.cpu1.committedOps                    576425305                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses            528528005                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                428357                       # Number of float alu accesses
+system.cpu1.num_func_calls                   28391089                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts     75589435                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                   528528005                       # number of integer instructions
+system.cpu1.num_fp_insts                       428357                       # number of float instructions
+system.cpu1.num_int_register_reads          777707533                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes         419943205                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads              679275                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes             386980                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads           131115369                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes          130866277                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                    175739961                       # number of memory refs
+system.cpu1.num_load_insts                   91884045                       # Number of load instructions
+system.cpu1.num_store_insts                  83855916                       # Number of store instructions
+system.cpu1.num_idle_cycles              96357307601.045395                       # Number of idle cycles
+system.cpu1.num_busy_cycles              1104780630.954602                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.011335                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.988665                       # Percentage of idle cycles
+system.cpu1.Branches                        109487364                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                399630588     69.32%     69.32% # Class of executed instruction
-system.cpu1.op_class::IntMult                 1180116      0.20%     69.53% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    50607      0.01%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.53% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc             54286      0.01%     69.54% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.54% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.54% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.54% # Class of executed instruction
-system.cpu1.op_class::MemRead                91803684     15.92%     85.47% # Class of executed instruction
-system.cpu1.op_class::MemWrite               83778521     14.53%    100.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                399711275     69.31%     69.31% # Class of executed instruction
+system.cpu1.op_class::IntMult                 1178043      0.20%     69.51% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    49858      0.01%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc             55322      0.01%     69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.53% # Class of executed instruction
+system.cpu1.op_class::MemRead                91884045     15.93%     85.46% # Class of executed instruction
+system.cpu1.op_class::MemWrite               83855916     14.54%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                 576497845                       # Class of executed instruction
-system.iobus.trans_dist::ReadReq                40242                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40242                       # Transaction distribution
+system.cpu1.op_class::total                 576734502                       # Class of executed instruction
+system.iobus.trans_dist::ReadReq                40249                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40249                       # Transaction distribution
 system.iobus.trans_dist::WriteReq              136515                       # Transaction distribution
 system.iobus.trans_dist::WriteResp             136515                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47598                       # Packet count per connected master and slave (bytes)
@@ -688,11 +688,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29548                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       122480                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230954                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       230954                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230968                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       230968                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353514                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353528                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47618                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
@@ -707,53 +707,53 @@ system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17558                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       155610                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334248                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7334248                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334304                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7334304                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7491944                       # Cumulative packet size per connected master and slave (bytes)
-system.iocache.tags.replacements               115459                       # number of replacements
+system.iobus.pkt_size::total                  7492000                       # Cumulative packet size per connected master and slave (bytes)
+system.iocache.tags.replacements               115466                       # number of replacements
 system.iocache.tags.tagsinuse               10.407111                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115475                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115482                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         13082113302009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     3.554597                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     6.852514                       # Average occupied blocks per requestor
+system.iocache.tags.warmup_cycle         13082113303009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.554599                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     6.852512                       # Average occupied blocks per requestor
 system.iocache.tags.occ_percent::realview.ethernet     0.222162                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::realview.ide     0.428282                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::total       0.650444                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1039650                       # Number of tag accesses
-system.iocache.tags.data_accesses             1039650                       # Number of data accesses
+system.iocache.tags.tag_accesses              1039713                       # Number of tag accesses
+system.iocache.tags.data_accesses             1039713                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8813                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8850                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8820                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8857                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106664                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106664                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115477                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115517                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115484                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115524                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115477                       # number of overall misses
-system.iocache.overall_misses::total           115517                       # number of overall misses
+system.iocache.overall_misses::realview.ide       115484                       # number of overall misses
+system.iocache.overall_misses::total           115524                       # number of overall misses
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8813                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8850                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8820                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8857                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115477                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115517                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115484                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115524                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115477                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115517                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115484                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115524                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -775,259 +775,265 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks          106631                       # number of writebacks
 system.iocache.writebacks::total               106631                       # number of writebacks
-system.l2c.tags.replacements                  1725796                       # number of replacements
-system.l2c.tags.tagsinuse                65319.576265                       # Cycle average of tags in use
-system.l2c.tags.total_refs                   46978291                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1788815                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    26.262241                       # Average number of references to valid blocks.
+system.l2c.tags.replacements                  1725552                       # number of replacements
+system.l2c.tags.tagsinuse                65318.589868                       # Cycle average of tags in use
+system.l2c.tags.total_refs                   46997821                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1788325                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    26.280358                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                395986000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   37199.693838                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker   157.541812                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   243.130433                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     3426.948929                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     9570.300685                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   153.000068                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   205.689904                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     2648.963417                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data    11714.307180                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.567622                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002404                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.003710                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.052291                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.146031                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002335                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.003139                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.040420                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.178746                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.996698                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023          318                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        62701                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          318                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0          136                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          608                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2778                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         4924                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        54255                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.004852                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.956741                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                426283079                       # Number of tag accesses
-system.l2c.tags.data_accesses               426283079                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker       280721                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker       145865                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker       277388                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker       142208                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                 846182                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks      8917390                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         8917390                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks     14263676                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total        14263676                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data            5749                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            5456                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               11205                       # number of UpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           852276                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data           837137                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total              1689413                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst       7090154                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst       7092610                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total          14182764                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data      3754052                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data      3745235                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          7499287                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       340224                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       354322                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           694546                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker        280721                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker        145865                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst             7090154                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data             4606328                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker        277388                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker        142208                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst             7092610                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data             4582372                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                24217646                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker       280721                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker       145865                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst            7090154                       # number of overall hits
-system.l2c.overall_hits::cpu0.data            4606328                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker       277388                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker       142208                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst            7092610                       # number of overall hits
-system.l2c.overall_hits::cpu1.data            4582372                       # number of overall hits
-system.l2c.overall_hits::total               24217646                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker         3224                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker         2940                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker         3244                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.itb.walker         2894                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                12302                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data         20285                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         19642                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             39927                       # number of UpgradeReq misses
+system.l2c.tags.occ_blocks::writebacks   37152.914726                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   156.952834                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   243.226181                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     3473.573916                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     9619.511696                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   153.800333                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   210.267974                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2624.848804                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data    11683.493403                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.566908                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002395                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.003711                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.053003                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.146782                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002347                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.003208                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.040052                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.178276                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.996683                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023          268                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        62505                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          268                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          604                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2729                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         4885                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        54176                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.004089                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.953751                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                426507397                       # Number of tag accesses
+system.l2c.tags.data_accesses               426507397                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker       281107                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker       145752                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker       278085                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker       143361                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                 848305                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks      8920157                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         8920157                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks     14273844                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total        14273844                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data            5706                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            5507                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               11213                       # number of UpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           857396                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data           833383                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total              1690779                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst       7117565                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst       7075337                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total          14192902                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data      3760971                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data      3740845                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          7501816                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       343266                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       350428                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           693694                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker        281107                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker        145752                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst             7117565                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data             4618367                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker        278085                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker        143361                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst             7075337                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data             4574228                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                24233802                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker       281107                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker       145752                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst            7117565                       # number of overall hits
+system.l2c.overall_hits::cpu0.data            4618367                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker       278085                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker       143361                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst            7075337                       # number of overall hits
+system.l2c.overall_hits::cpu1.data            4574228                       # number of overall hits
+system.l2c.overall_hits::total               24233802                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker         3220                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker         2920                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker         3229                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker         2911                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                12280                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data         20037                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         19894                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             39931                       # number of UpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::total               1                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         417146                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data         410454                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             827600                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        48525                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst        34481                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           83006                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       177546                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       166551                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         344097                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       421266                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       130958                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         552224                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         3224                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         2940                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             48525                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            594692                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         3244                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         2894                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             34481                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            577005                       # number of demand (read+write) misses
-system.l2c.demand_misses::total               1267005                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         3224                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         2940                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            48525                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           594692                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         3244                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         2894                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            34481                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           577005                       # number of overall misses
-system.l2c.overall_misses::total              1267005                       # number of overall misses
-system.l2c.ReadReq_accesses::cpu0.dtb.walker       283945                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker       148805                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker       280632                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker       145102                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total             858484                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks      8917390                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      8917390                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks     14263676                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total     14263676                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        26034                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data        25098                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           51132                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_misses::cpu0.data         416846                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data         410397                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             827243                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        48841                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst        34193                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           83034                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       177933                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       165976                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         343909                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       422389                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       130134                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         552523                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         3220                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         2920                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             48841                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            594779                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         3229                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         2911                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             34193                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            576373                       # number of demand (read+write) misses
+system.l2c.demand_misses::total               1266466                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         3220                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         2920                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            48841                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           594779                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         3229                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         2911                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            34193                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           576373                       # number of overall misses
+system.l2c.overall_misses::total              1266466                       # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.dtb.walker       284327                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker       148672                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker       281314                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker       146272                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total             860585                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks      8920157                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      8920157                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks     14273844                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total     14273844                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        25743                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data        25401                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           51144                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::total             1                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data      1269422                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data      1247591                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total          2517013                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst      7138679                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst      7127091                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total      14265770                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      3931598                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data      3911786                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      7843384                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       761490                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       485280                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total      1246770                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker       283945                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker       148805                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst         7138679                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         5201020                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker       280632                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker       145102                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst         7127091                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data         5159377                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total            25484651                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker       283945                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker       148805                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst        7138679                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        5201020                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker       280632                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker       145102                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst        7127091                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data        5159377                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total           25484651                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.011354                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.011560                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.019945                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.014330                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.779173                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.782612                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.780861                       # miss rate for UpgradeReq accesses
+system.l2c.ReadExReq_accesses::cpu0.data      1274242                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data      1243780                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total          2518022                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst      7166406                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst      7109530                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total      14275936                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      3938904                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data      3906821                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      7845725                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       765655                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       480562                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total      1246217                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker       284327                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker       148672                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst         7166406                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         5213146                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker       281314                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker       146272                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst         7109530                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data         5150601                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total            25500268                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker       284327                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker       148672                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst        7166406                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        5213146                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker       281314                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker       146272                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst        7109530                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data        5150601                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total           25500268                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.011325                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.019641                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.011478                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.019901                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.014269                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.778348                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.783198                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.780756                       # miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.328611                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.328997                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.328802                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.006797                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.004838                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.005819                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.045159                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.042577                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.043871                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.553213                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.269861                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.442924                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.011354                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.006797                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.114341                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.011560                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.019945                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.004838                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.111836                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.049716                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.011354                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.019757                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.006797                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.114341                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.011560                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.019945                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.004838                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.111836                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.049716                       # miss rate for overall accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.327133                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.329959                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.328529                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.006815                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.004809                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.005816                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.045173                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.042484                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.043834                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.551670                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.270795                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.443360                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.011325                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.019641                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.006815                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.114092                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.011478                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.019901                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.004809                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.111904                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.049665                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.011325                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.019641                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.006815                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.114092                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.011478                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.019901                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.004809                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.111904                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.049665                       # miss rate for overall accesses
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1507081                       # number of writebacks
-system.l2c.writebacks::total                  1507081                       # number of writebacks
+system.l2c.writebacks::writebacks             1507035                       # number of writebacks
+system.l2c.writebacks::total                  1507035                       # number of writebacks
+system.membus.snoop_filter.tot_requests       3814231                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      1911351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         2893                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               76679                       # Transaction distribution
-system.membus.trans_dist::ReadResp             524934                       # Transaction distribution
+system.membus.trans_dist::ReadResp             524759                       # Transaction distribution
 system.membus.trans_dist::WriteReq              33606                       # Transaction distribution
 system.membus.trans_dist::WriteResp             33606                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1613712                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           226309                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            40494                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1613666                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           226120                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            40498                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp           40495                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            827043                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           827043                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        448255                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        658881                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp       658881                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp           40499                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            826686                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           826686                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        448080                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        659180                       # Transaction distribution
+system.membus.trans_dist::InvalidateResp       659180                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122480                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           58                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6654                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      5534254                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      5663446                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       346493                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       346493                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                6009939                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      5533540                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      5662732                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       346514                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       346514                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                6009246                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155610                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          132                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13308                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    177698976                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    177868026                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7390784                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7390784                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               185258810                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    177661536                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    177830586                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7391232                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7391232                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               185221818                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3924980                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.snoop_fanout::samples           3924516                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.009389                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.096443                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 3924980    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 3887667     99.06%     99.06% # Request fanout histogram
+system.membus.snoop_fanout::1                   36849      0.94%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             3924980                       # Request fanout histogram
+system.membus.snoop_fanout::total             3924516                       # Request fanout histogram
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
 system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
@@ -1080,49 +1086,49 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     52405672                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests     26532742                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         2693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests     52432480                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests     26546586                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         1741                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           2697                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         2697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq            1320342                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp          23429496                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadReq            1321968                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp          23443629                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             33606                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            33606                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      8917390                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean     14265253                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2689252                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           51132                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      8920157                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean     14275419                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2689286                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           51144                       # Transaction distribution
 system.toL2Bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          51133                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq          2517013                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp         2517013                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq      14265770                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      7843384                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq      1246770                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp      1246770                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     42883043                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     35057562                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       830208                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1657118                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              80427931                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   1826157972                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1233968038                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      3320832                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      6628472                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total             3070075314                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         1957567                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples         55106685                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.011176                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.105126                       # Request fanout histogram
+system.toL2Bus.trans_dist::UpgradeResp          51145                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq          2518022                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp         2518022                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq      14275936                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      7845725                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq      1246217                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp      1246217                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     42913541                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     35065981                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       831270                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1659308                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              80470100                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   1827459220                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1234359526                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      3325080                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      6637232                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total             3071781058                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1762525                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples         54939201                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.011226                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.105357                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0               54490790     98.88%     98.88% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 615895      1.12%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0               54322443     98.88%     98.88% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 616758      1.12%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total           55106685                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::total           54939201                       # Request fanout histogram
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-full/stats.txt
index 1b1aa2e1b..d8c58ee0c 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-full/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-full/stats.txt
@@ -1,194 +1,194 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 51.278333                       # Number of seconds simulated
-sim_ticks                                51278333141000                       # Number of ticks simulated
-final_tick                               51278333141000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 51.316243                       # Number of seconds simulated
+sim_ticks                                51316242679000                       # Number of ticks simulated
+final_tick                               51316242679000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 300545                       # Simulator instruction rate (inst/s)
-host_op_rate                                   353177                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            18121485754                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 688280                       # Number of bytes of host memory used
-host_seconds                                  2829.70                       # Real time elapsed on the host
-sim_insts                                   850450745                       # Number of instructions simulated
-sim_ops                                     999383448                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 361668                       # Simulator instruction rate (inst/s)
+host_op_rate                                   424976                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            21619129427                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 686216                       # Number of bytes of host memory used
+host_seconds                                  2373.65                       # Real time elapsed on the host
+sim_insts                                   858473131                       # Number of instructions simulated
+sim_ops                                    1008744567                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker        82048                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker        86080                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          2553908                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         18749896                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker        26560                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker        25408                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           451200                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          4994624                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.dtb.walker        34432                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.itb.walker        29952                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst          1461952                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data          6681856                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.dtb.walker        70784                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.itb.walker        53120                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst          1684864                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data         11657408                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        398592                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             49042684                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      2553908                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       451200                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst      1461952                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst      1684864                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         6151924                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     68500992                       # Number of bytes written to this memory
+system.physmem.bytes_read::cpu0.dtb.walker        84032                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker        93120                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          2529588                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         19493128                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker        22656                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker        23808                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           606400                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          5209600                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.dtb.walker        35264                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.itb.walker        30848                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.inst          1545600                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.data          6997952                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.dtb.walker        75392                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.itb.walker        63744                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.inst          1527168                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu3.data         11329792                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        446016                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             50114108                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      2529588                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       606400                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu2.inst      1545600                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu3.inst      1527168                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         6208756                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     69736384                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          68521572                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         1282                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         1345                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             80312                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            292980                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker          415                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker          397                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              7050                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             78041                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.dtb.walker          538                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.itb.walker          468                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst             22843                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data            104404                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.dtb.walker         1106                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.itb.walker          830                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst             26326                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data            182147                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6228                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                806712                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1070328                       # Number of write requests responded to by this memory
+system.physmem.bytes_written::total          69756964                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         1313                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         1455                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             79932                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            304593                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker          354                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker          372                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              9475                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             81400                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.dtb.walker          551                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.itb.walker          482                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.inst             24150                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.data            109343                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.dtb.walker         1178                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.itb.walker          996                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.inst             23862                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu3.data            177028                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6969                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                823453                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1089631                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1072901                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          1600                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          1679                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               49805                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              365649                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker           518                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker           495                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst                8799                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data               97402                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.dtb.walker           671                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.itb.walker           584                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst               28510                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data              130306                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.dtb.walker          1380                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.itb.walker          1036                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst               32857                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data              227336                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             7773                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  956402                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          49805                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst           8799                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst          28510                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst          32857                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             119971                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1335866                       # Write bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total              1092204                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          1638                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          1815                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               49294                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              379863                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker           441                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker           464                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               11817                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              101520                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.dtb.walker           687                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.itb.walker           601                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.inst               30119                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.data              136369                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.dtb.walker          1469                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.itb.walker          1242                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.inst               29760                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu3.data              220784                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             8692                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                  976574                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          49294                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          11817                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu2.inst          30119                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu3.inst          29760                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             120990                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1358953                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu0.data                401                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1336268                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1335866                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         1600                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         1679                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              49805                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             366051                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker          518                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker          495                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst               8799                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data              97402                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.dtb.walker          671                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.itb.walker          584                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst              28510                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data             130306                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.dtb.walker         1380                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.itb.walker         1036                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst              32857                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data             227336                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            7773                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2292669                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        428538                       # Number of read requests accepted
-system.physmem.writeReqs                       456847                       # Number of write requests accepted
-system.physmem.readBursts                      428538                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     456847                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 27408320                       # Total number of bytes read from DRAM
+system.physmem.bw_write::total                1359354                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1358953                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         1638                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         1815                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              49294                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             380264                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker          441                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker          464                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              11817                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             101520                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.dtb.walker          687                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.itb.walker          601                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.inst              30119                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.data             136369                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.dtb.walker         1469                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.itb.walker         1242                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.inst              29760                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu3.data             220784                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            8692                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2335928                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        433905                       # Number of read requests accepted
+system.physmem.writeReqs                       477158                       # Number of write requests accepted
+system.physmem.readBursts                      433905                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     477158                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 27751808                       # Total number of bytes read from DRAM
 system.physmem.bytesReadWrQ                     18112                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  29236416                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  27426432                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               29238208                       # Total written bytes from the system interface side
+system.physmem.bytesWritten                  30536384                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  27769920                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               30538112                       # Total written bytes from the system interface side
 system.physmem.servicedByWrQ                      283                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               26649                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               30049                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               26532                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               25500                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               26079                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               32966                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               25199                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               25237                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               24838                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               28373                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              26870                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              27983                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              26309                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              25787                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              24479                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              25405                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               27847                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               29934                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               27360                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               28363                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               28817                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               32577                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               27869                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               28879                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               27745                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               30902                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              28100                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              29746                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              27536                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              27471                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              26272                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              27401                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               27002                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               28908                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               27684                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               26367                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               27601                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               30822                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               24976                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               26194                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               25034                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               29693                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              29082                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              28850                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              25459                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              26397                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              23675                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              25878                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               28116                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               30181                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               29513                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               29673                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               30639                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               33377                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               28958                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               30258                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               28970                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               32487                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              30224                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              30351                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              28039                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              29604                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              27578                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              29163                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          20                       # Number of times write queue was full causing retry
-system.physmem.totGap                    51277332920000                       # Total gap between requests
+system.physmem.numWrRetry                          15                       # Number of times write queue was full causing retry
+system.physmem.totGap                    51315242398500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  428538                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  433905                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 456847                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    325583                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     70650                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     20024                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      8787                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       367                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                       313                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                       316                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                       675                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                       413                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                       211                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                      222                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      119                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      101                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                       87                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                       80                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                       80                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                       71                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                       67                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                       46                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       32                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        6                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        2                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 477158                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    336122                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     66204                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     19124                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                      8244                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                       409                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                       337                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                       399                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                       343                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      1036                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                       299                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                      309                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      126                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      125                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                       95                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                       89                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                       84                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                       80                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                       79                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                       68                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                       47                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20                        3                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
@@ -198,219 +198,205 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                       593                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                       581                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                       577                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                       577                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                       576                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                       573                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                       565                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                       560                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                       560                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                       558                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                      559                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                      555                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                      556                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                      552                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                      549                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    10375                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    12229                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    21178                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    22558                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    25424                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    25687                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    25579                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    25980                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    26739                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    26656                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    27115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    28436                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    27753                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    28091                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    29858                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    26497                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    26161                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    25503                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1346                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      521                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      354                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      326                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      284                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      279                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      199                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      197                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      202                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      162                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      222                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      207                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      191                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      157                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      152                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      177                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      133                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      124                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       99                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      105                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       99                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       95                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       79                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       79                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       98                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       60                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       267354                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      211.869985                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     133.094359                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     252.014491                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         129551     48.46%     48.46% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        69661     26.06%     74.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        23971      8.97%     83.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        11874      4.44%     87.92% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         7889      2.95%     90.87% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         4786      1.79%     92.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         3806      1.42%     94.08% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         2811      1.05%     95.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        13005      4.86%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         267354                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         24743                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        17.307279                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev       12.628838                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-31            23085     93.30%     93.30% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::32-63            1534      6.20%     99.50% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::64-95              94      0.38%     99.88% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::96-127             12      0.05%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::128-159             6      0.02%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::160-191             2      0.01%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::192-223             2      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::224-255             1      0.00%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::256-287             2      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::288-319             1      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::320-351             1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::384-415             1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-543             1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::640-671             1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           24743                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         24743                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        18.462555                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.679981                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        8.466510                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3                17      0.07%      0.07% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                18      0.07%      0.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11                7      0.03%      0.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15              50      0.20%      0.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19           22406     90.55%     90.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23            1021      4.13%     95.05% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27             245      0.99%     96.04% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31             205      0.83%     96.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              59      0.24%     97.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              45      0.18%     97.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              91      0.37%     97.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              19      0.08%     97.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             158      0.64%     98.38% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              47      0.19%     98.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59              11      0.04%     98.61% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              29      0.12%     98.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67             119      0.48%     99.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71              17      0.07%     99.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75              15      0.06%     99.34% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              48      0.19%     99.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              83      0.34%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               1      0.00%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               1      0.00%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               2      0.01%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-99               1      0.00%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-107             1      0.00%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             2      0.01%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::116-119             2      0.01%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::120-123             2      0.01%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.00%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             7      0.03%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             4      0.02%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::148-151             2      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::152-155             1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-163             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::172-175             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::192-195             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           24743                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     8299247161                       # Total ticks spent queuing
-system.physmem.totMemAccLat               16329028411                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   2141275000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       19379.22                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::0                       578                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                       573                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                       568                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                       564                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                       562                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                       555                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                       555                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                       548                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                       547                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                       545                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                      546                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                      543                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                      543                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                      539                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                      541                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                    10672                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    12705                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    21143                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    23364                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    25817                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    26681                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    27418                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    27969                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    29149                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    29101                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    30529                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    31266                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    29270                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    28851                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    29534                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    26977                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    26434                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    25831                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      612                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      513                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      393                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      330                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      276                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      256                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      226                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      187                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      205                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      283                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      209                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      226                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      219                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      183                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      190                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      160                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      187                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      119                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      144                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      126                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      125                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      136                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      129                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      121                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       82                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       93                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       79                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       76                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       31                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       48                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       269447                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      216.323596                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     135.007957                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     256.795343                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         129144     47.93%     47.93% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        70137     26.03%     73.96% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        24147      8.96%     82.92% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        12093      4.49%     87.41% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         8137      3.02%     90.43% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         4947      1.84%     92.26% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         4006      1.49%     93.75% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         2935      1.09%     94.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        13901      5.16%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         269447                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         25551                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        16.968847                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev       13.943536                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-31            23836     93.29%     93.29% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::32-63            1606      6.29%     99.57% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::64-95              93      0.36%     99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::96-127              3      0.01%     99.95% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::128-159             4      0.02%     99.96% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::192-223             1      0.00%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::256-287             1      0.00%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::352-383             1      0.00%     99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::384-415             1      0.00%     99.98% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::416-447             2      0.01%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::448-479             1      0.00%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::704-735             1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::928-959             1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total           25551                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         25551                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        18.673672                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       17.805610                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev        9.967409                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-7                31      0.12%      0.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-15               43      0.17%      0.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-23           23775     93.05%     93.34% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-31             652      2.55%     95.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-39             518      2.03%     97.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-47             117      0.46%     98.38% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-55              66      0.26%     98.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-63              48      0.19%     98.82% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-71             173      0.68%     99.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-79              30      0.12%     99.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-87              11      0.04%     99.66% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-95               4      0.02%     99.68% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-103              7      0.03%     99.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-111            14      0.05%     99.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-119             8      0.03%     99.79% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-127             9      0.04%     99.82% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-135            10      0.04%     99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-143             4      0.02%     99.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-151             6      0.02%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-159             4      0.02%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-167             4      0.02%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::168-175             3      0.01%     99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-183             3      0.01%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::184-191             1      0.00%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-199             1      0.00%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::200-207             1      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::216-223             1      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-231             1      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::240-247             1      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::248-255             1      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::256-263             2      0.01%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::272-279             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::352-359             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           25551                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     8250184127                       # Total ticks spent queuing
+system.physmem.totMemAccLat               16380596627                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   2168110000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       19026.21                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  38129.22                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           0.53                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.57                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        0.53                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.57                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  37776.21                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           0.54                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           0.60                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        0.54                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        0.60                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.01                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.00                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
 system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         5.79                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     313353                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    304365                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   73.17                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  66.62                       # Row buffer hit rate for writes
-system.physmem.avgGap                     57915294.39                       # Average gap between requests
-system.physmem.pageHitRate                      69.79                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 1033164720                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  562076625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1701999000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               1501066080                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3310356385440                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1179927426690                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           30447593029500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             34942675148055                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              665.942257                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   48866965519857                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1692411240000                       # Time in different power states
+system.physmem.avgWrQLen                         7.94                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     319229                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    322075                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   73.62                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  67.50                       # Row buffer hit rate for writes
+system.physmem.avgGap                     56324581.72                       # Average gap between requests
+system.physmem.pageHitRate                      70.41                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 1046092320                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  569142750                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                1712513400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               1559833200                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3312965298240                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1175245195320                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           29690777078250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             34183875153480                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              667.616999                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   48913778839190                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1693745040000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    123966214393                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    115773933810                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  988031520                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  537520500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1638335400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               1459121040                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3310356385440                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1177251222825                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           29686423716000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             34178654332725                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              667.571395                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   48870902891583                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1692411240000                       # Time in different power states
+system.physmem_1.actEnergy                  990927000                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  539141625                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                1669683600                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               1531975680                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3312965298240                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1172482833105                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           29689600432500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             34179780291750                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              667.615252                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   48917806002648                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1693745040000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    120022768167                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    111730336352                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
-system.realview.nvmem.bytes_read::cpu2.inst           64                       # Number of bytes read from this memory
-system.realview.nvmem.bytes_read::total           196                       # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total           132                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_inst_read::cpu0.inst           96                       # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_inst_read::cpu2.inst           64                       # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_inst_read::total          160                       # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total           96                       # Number of instructions bytes read from this memory
 system.realview.nvmem.num_reads::cpu0.inst           24                       # Number of read requests responded to by this memory
 system.realview.nvmem.num_reads::cpu0.data            5                       # Number of read requests responded to by this memory
-system.realview.nvmem.num_reads::cpu2.inst            1                       # Number of read requests responded to by this memory
-system.realview.nvmem.num_reads::total             30                       # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total             29                       # Number of read requests responded to by this memory
 system.realview.nvmem.bw_read::cpu0.inst            2                       # Total read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_read::cpu0.data            1                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_read::cpu2.inst            1                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_read::total                4                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total                3                       # Total read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_inst_read::cpu0.inst            2                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::total            3                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total            2                       # Instruction read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_total::cpu0.inst            2                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bw_total::cpu0.data            1                       # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bw_total::cpu2.inst            1                       # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bw_total::total               4                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total               3                       # Total bandwidth to/from this memory (bytes/s)
 system.cf0.dma_read_full_pages                    122                       # Number of full page size DMA reads (not PRD).
 system.cf0.dma_read_bytes                      499712                       # Number of bytes transfered via DMA reads (not PRD).
 system.cf0.dma_read_txs                           122                       # Number of DMA read transactions (not PRD).
@@ -447,47 +433,47 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                    90231                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong                90231                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walkWaitTime::samples        90231                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0          90231    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total        90231                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walksPending::samples 388941119992                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     1.527073                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0   -205000507008    -52.71%    -52.71% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1   593941627000    152.71%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total 388941119992                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        65649     84.67%     84.67% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        11889     15.33%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total        77538                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        90231                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                    91119                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong                91119                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walkWaitTime::samples        91119                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0          91119    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total        91119                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walksPending::samples 392500671624                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     1.508107                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0   -199432260126    -50.81%    -50.81% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::1   591932931750    150.81%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total 392500671624                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        66569     84.97%     84.97% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        11779     15.03%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total        78348                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data        91119                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        90231                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        77538                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total        91119                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data        78348                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        77538                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       167769                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total        78348                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       169467                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    64940650                       # DTB read hits
-system.cpu0.dtb.read_misses                     68234                       # DTB read misses
-system.cpu0.dtb.write_hits                   59349095                       # DTB write hits
-system.cpu0.dtb.write_misses                    21997                       # DTB write misses
-system.cpu0.dtb.flush_tlb                        1197                       # Number of times complete TLB was flushed
+system.cpu0.dtb.read_hits                    64520896                       # DTB read hits
+system.cpu0.dtb.read_misses                     69076                       # DTB read misses
+system.cpu0.dtb.write_hits                   58341415                       # DTB write hits
+system.cpu0.dtb.write_misses                    22043                       # DTB write misses
+system.cpu0.dtb.flush_tlb                        1192                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              16324                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                    389                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   40980                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_tlb_mva_asid              16238                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                    399                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   41149                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  2794                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  2806                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                     7599                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                65008884                       # DTB read accesses
-system.cpu0.dtb.write_accesses               59371092                       # DTB write accesses
+system.cpu0.dtb.perms_faults                     7502                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                64589972                       # DTB read accesses
+system.cpu0.dtb.write_accesses               58363458                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        124289745                       # DTB hits
-system.cpu0.dtb.misses                          90231                       # DTB misses
-system.cpu0.dtb.accesses                    124379976                       # DTB accesses
+system.cpu0.dtb.hits                        122862311                       # DTB hits
+system.cpu0.dtb.misses                          91119                       # DTB misses
+system.cpu0.dtb.accesses                    122953430                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -517,686 +503,684 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    52885                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                52885                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walkWaitTime::samples        52885                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          52885    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        52885                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walksPending::samples 388941119992                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     1.527164                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0   -205035740008    -52.72%    -52.72% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1   593976860000    152.72%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total 388941119992                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        45865     94.85%     94.85% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M         2491      5.15%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        48356                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                    53727                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                53727                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walkWaitTime::samples        53727                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          53727    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        53727                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walksPending::samples 392500671624                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     1.508219                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0   -199476179626    -50.82%    -50.82% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1   591976851250    150.82%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total 392500671624                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        46661     94.95%     94.95% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M         2481      5.05%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        49142                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        52885                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        52885                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        53727                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        53727                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        48356                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        48356                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       101241                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   347148099                       # ITB inst hits
-system.cpu0.itb.inst_misses                     52885                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        49142                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        49142                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       102869                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   342517055                       # ITB inst hits
+system.cpu0.itb.inst_misses                     53727                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                        1197                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb                        1192                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              16324                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                    389                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   28527                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              16238                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                    399                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   28999                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               347200984                       # ITB inst accesses
-system.cpu0.itb.hits                        347148099                       # DTB hits
-system.cpu0.itb.misses                          52885                       # DTB misses
-system.cpu0.itb.accesses                    347200984                       # DTB accesses
-system.cpu0.numCycles                       418851699                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               342570782                       # ITB inst accesses
+system.cpu0.itb.hits                        342517055                       # DTB hits
+system.cpu0.itb.misses                          53727                       # DTB misses
+system.cpu0.itb.accesses                    342570782                       # DTB accesses
+system.cpu0.numCycles                       413468946                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   16522                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  347002044                       # Number of instructions committed
-system.cpu0.committedOps                    408295196                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            375110913                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                357489                       # Number of float alu accesses
-system.cpu0.num_func_calls                   20952666                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     52632755                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   375110913                       # number of integer instructions
-system.cpu0.num_fp_insts                       357489                       # number of float instructions
-system.cpu0.num_int_register_reads          548276980                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         297820090                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              571479                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             314936                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads            90391371                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           90175878                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                    124362861                       # number of memory refs
-system.cpu0.num_load_insts                   64997668                       # Number of load instructions
-system.cpu0.num_store_insts                  59365193                       # Number of store instructions
-system.cpu0.num_idle_cycles              408653989.262248                       # Number of idle cycles
-system.cpu0.num_busy_cycles              10197709.737752                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.024347                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.975653                       # Percentage of idle cycles
-system.cpu0.Branches                         77385391                       # Number of branches fetched
+system.cpu0.kern.inst.quiesce                   16570                       # number of quiesce instructions executed
+system.cpu0.committedInsts                  342362794                       # Number of instructions committed
+system.cpu0.committedOps                    402636690                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            369953687                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                353210                       # Number of float alu accesses
+system.cpu0.num_func_calls                   20646613                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     51970284                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   369953687                       # number of integer instructions
+system.cpu0.num_fp_insts                       353210                       # number of float instructions
+system.cpu0.num_int_register_reads          539846960                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         293703337                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              568892                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             300360                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads            89273277                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           89056803                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                    122937235                       # number of memory refs
+system.cpu0.num_load_insts                   64579480                       # Number of load instructions
+system.cpu0.num_store_insts                  58357755                       # Number of store instructions
+system.cpu0.num_idle_cycles              403595961.081611                       # Number of idle cycles
+system.cpu0.num_busy_cycles              9872984.918389                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.023878                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.976122                       # Percentage of idle cycles
+system.cpu0.Branches                         76352356                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                283178336     69.32%     69.32% # Class of executed instruction
-system.cpu0.op_class::IntMult                  901174      0.22%     69.54% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    41440      0.01%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.55% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc             48921      0.01%     69.56% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.56% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.56% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.56% # Class of executed instruction
-system.cpu0.op_class::MemRead                64997668     15.91%     85.47% # Class of executed instruction
-system.cpu0.op_class::MemWrite               59365193     14.53%    100.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                278960942     69.24%     69.24% # Class of executed instruction
+system.cpu0.op_class::IntMult                  898467      0.22%     69.46% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    41470      0.01%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.47% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc             45104      0.01%     69.49% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.49% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.49% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.49% # Class of executed instruction
+system.cpu0.op_class::MemRead                64579480     16.03%     85.51% # Class of executed instruction
+system.cpu0.op_class::MemWrite               58357755     14.49%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 408532732                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          9687552                       # number of replacements
+system.cpu0.op_class::total                 402883218                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          9811129                       # number of replacements
 system.cpu0.dcache.tags.tagsinuse          511.999716                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          293952506                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          9688064                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            30.341718                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.total_refs          296592840                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          9811641                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            30.228668                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         33050500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   497.138446                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data     5.125391                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu2.data     4.691064                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu3.data     5.044815                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.970974                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.010011                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu2.data     0.009162                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu3.data     0.009853                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   495.870770                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data     4.381737                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu2.data     5.192700                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu3.data     6.554509                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.968498                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.008558                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu2.data     0.010142                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu3.data     0.012802                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          320                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          326                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses       1245495121                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses      1245495121                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     60779853                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     18961352                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu2.data     26111596                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu3.data     45441324                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total      151294125                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     56143457                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data     17475743                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu2.data     23187165                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu3.data     37961445                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total     134767810                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       158913                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data        47173                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu2.data        75137                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu3.data       114608                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       395831                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       129155                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu1.data        44895                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu2.data        57683                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu3.data        97740                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       329473                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1454318                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       433667                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu2.data       579314                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu3.data       933829                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      3401128                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1544855                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data       472149                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu2.data       627026                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu3.data      1076109                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      3720139                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    117052465                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data     36481990                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu2.data     49356444                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu3.data     83500509                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       286391408                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    117211378                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data     36529163                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu2.data     49431581                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu3.data     83615117                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      286787239                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      2029256                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data       653198                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu2.data       985570                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu3.data      3497352                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      7165376                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       851964                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data       257580                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu2.data       600165                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu3.data      3409601                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      5119310                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       471821                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data       150396                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu2.data       207281                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu3.data       345345                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total      1174843                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       677444                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu1.data       112505                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu2.data       152358                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu3.data       284476                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total      1226783                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        91274                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        38716                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu2.data        47958                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu3.data       178987                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       356935                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      3558664                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data      1023283                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu2.data      1738093                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu3.data      7191429                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total      13511469                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      4030485                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data      1173679                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu2.data      1945374                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu3.data      7536774                       # number of overall misses
-system.cpu0.dcache.overall_misses::total     14686312                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data  10960907500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu2.data  17114957500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu3.data  61176597000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  89252462000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   9674205500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu2.data  22728130500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu3.data 118919985516                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total 151322321516                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data   2777991000                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu2.data   3811495000                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu3.data   7834790952                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  14424276952                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    568655000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data    714283000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data   2393915500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   3676853500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data       109000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       109000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data  23413104000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu2.data  43654583000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu3.data 187931373468                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 254999060468                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data  23413104000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu2.data  43654583000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu3.data 187931373468                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 254999060468                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     62809109                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     19614550                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu2.data     27097166                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu3.data     48938676                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total    158459501                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     56995421                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data     17733323                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu2.data     23787330                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu3.data     41371046                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total    139887120                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       630734                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       197569                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu2.data       282418                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu3.data       459953                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total      1570674                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       806599                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       157400                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu2.data       210041                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu3.data       382216                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1556256                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1545592                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       472383                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data       627272                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data      1112816                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      3758063                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1544857                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       472149                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu2.data       627026                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu3.data      1076112                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      3720144                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    120611129                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data     37505273                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu2.data     51094537                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu3.data     90691938                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    299902877                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    121241863                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data     37702842                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu2.data     51376955                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu3.data     91151891                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    301473551                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032308                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.033302                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.036372                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu3.data     0.071464                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.045219                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.014948                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014525                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.025230                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu3.data     0.082415                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.036596                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.748051                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.761233                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.733951                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data     0.750827                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.747987                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.839877                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.714771                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu2.data     0.725373                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu3.data     0.744281                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.788291                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.059054                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.081959                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.076455                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data     0.160842                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.094978                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000001                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data     0.000003                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.029505                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.027284                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu2.data     0.034017                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu3.data     0.079295                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.045053                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.033243                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.031130                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu2.data     0.037865                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu3.data     0.082684                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.048715                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 16780.375170                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17365.542275                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 17492.261860                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 12456.075159                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 37558.061573                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 37869.803304                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 34877.977076                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 29559.124475                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 24692.155904                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu2.data 25016.704079                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu3.data 27541.131596                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 11757.806354                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14687.855150                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14893.928020                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 13374.800963                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10301.185090                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 36333.333333                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        21800                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 22880.380110                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 25116.367766                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 26132.688436                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 18872.785814                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 19948.473134                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 22440.200702                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 24935.253925                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 17363.042571                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs     13201195                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets        42765                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs           880108                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets            406                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.999517                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets   105.332512                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      7502187                       # number of writebacks
-system.cpu0.dcache.writebacks::total          7502187                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data         3304                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       129070                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data      1937801                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total      2070175                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data         4910                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data       266090                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data      2829152                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total      3100152                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu2.data           34                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu3.data         2050                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::total         2084                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         8564                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data        10548                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data       110240                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total       129352                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data         8214                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu2.data       395194                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu3.data      4769003                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total      5172411                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data         8214                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu2.data       395194                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu3.data      4769003                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total      5172411                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       649894                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       856500                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data      1559551                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      3065945                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       252670                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data       334075                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data       580449                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      1167194                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       150015                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data       204632                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data       338269                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       692916                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       112505                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu2.data       152324                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu3.data       282426                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total       547255                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data        30152                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data        37410                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data        68747                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       136309                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data      1015069                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu2.data      1342899                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu3.data      2422426                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      4780394                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data      1165084                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu2.data      1547531                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu3.data      2760695                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      5473310                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         6276                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         6461                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data         6522                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        19259                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         5881                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         5970                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data         6236                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        18087                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        12157                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data        12431                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data        12758                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        37346                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data  10091751000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data  13620756000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data  26803792500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50516299500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   9207058000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data  12098027000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data  21802435152                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  43107520152                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data   3089558000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data   4271039000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data   6719235000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  14079832000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data   2665486000                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu2.data   3657832500                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu3.data   7405729452                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  13729047952                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    402292000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    498531000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    981967500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1882790500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       106000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       106000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  21964295000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data  29376615500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data  56011957104                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 107352867604                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  25053853000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data  33647654500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data  62731192104                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 121432699604                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   1244510500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data   1253007000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data   1222915500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   3720433000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   1244510500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data   1253007000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data   1222915500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   3720433000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.033133                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.031608                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.031867                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019348                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014248                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.014044                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.014030                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008344                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.759304                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.724571                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.735443                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.441158                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.714771                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu2.data     0.725211                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu3.data     0.738917                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.351648                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.063830                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.059639                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.061778                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036271                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.000003                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.027065                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.026283                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data     0.026710                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.015940                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.030902                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.030121                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data     0.030287                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.018155                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15528.303077                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15902.809107                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 17186.865002                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16476.583729                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36439.062809                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36213.505949                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 37561.327786                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36932.609448                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 20594.993834                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 20871.804019                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 19863.584898                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 20319.680885                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 23692.155904                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu2.data 24013.500827                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu3.data 26221.840241                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 25087.112867                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13342.133192                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 13326.142743                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 14283.786929                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13812.664608                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 35333.333333                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 35333.333333                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21638.228534                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 21875.521167                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 23122.257235                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22456.907862                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 21503.902723                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 21742.798367                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 22722.970884                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22186.336897                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 198296.765456                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 193933.911159                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 187506.209752                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 193178.929332                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 102369.869211                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 100796.959215                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 95854.796990                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 99620.655492                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements         15833780                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.971388                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          559992507                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs         15834292                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            35.365807                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      11768020500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   478.662838                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst     4.739189                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu2.inst    21.951060                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu3.inst     6.618302                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.934888                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.009256                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu2.inst     0.042873                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu3.inst     0.012926                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.tag_accesses       1256795104                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses      1256795104                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     60226997                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     19487622                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu2.data     26552483                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu3.data     46438516                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total      152705618                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     55178222                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data     17776476                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu2.data     23635965                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu3.data     39304314                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total     135894977                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       162747                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data        47920                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu2.data        80030                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu3.data       112762                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       403459                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       128939                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu1.data        43352                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu2.data        57616                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu3.data       100015                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       329922                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1452193                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       455982                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu2.data       583951                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu3.data       952022                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      3444148                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1544925                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data       494526                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu2.data       631378                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu3.data      1099805                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      3770634                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    115534158                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data     37307450                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu2.data     50246064                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu3.data     85842845                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       288930517                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    115696905                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data     37355370                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu2.data     50326094                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu3.data     85955607                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      289333976                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      2119141                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data       646622                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu2.data       956573                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu3.data      3413419                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      7135755                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       824381                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data       254255                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu2.data       649910                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu3.data      3547380                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      5275926                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       507242                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data       136623                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu2.data       211405                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu3.data       339128                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total      1194398                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       658327                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu1.data       110099                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu2.data       158553                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu3.data       301342                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total      1228321                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        93463                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        38738                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu2.data        47683                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu3.data       182809                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       362693                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu3.data            9                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      3601849                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data      1010976                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu2.data      1765036                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu3.data      7262141                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total      13640002                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      4109091                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data      1147599                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu2.data      1976441                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu3.data      7601269                       # number of overall misses
+system.cpu0.dcache.overall_misses::total     14834400                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   9793359500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu2.data  15230666500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu3.data  50513918000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  75537944000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   7272358500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu2.data  18053796000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu3.data  96990581909                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 122316736409                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data   1773607500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu2.data   2664287500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu3.data   5725219049                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  10163114049                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    551392000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data    676206000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu3.data   2266593000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   3494191000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu3.data       213500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       213500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data  18839325500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu2.data  35948750000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu3.data 153229718958                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 208017794458                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data  18839325500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu2.data  35948750000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu3.data 153229718958                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 208017794458                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     62346138                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     20134244                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu2.data     27509056                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu3.data     49851935                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total    159841373                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     56002603                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data     18030731                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu2.data     24285875                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu3.data     42851694                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total    141170903                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       669989                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       184543                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu2.data       291435                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu3.data       451890                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total      1597857                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       787266                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       153451                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu2.data       216169                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu3.data       401357                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1558243                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1545656                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       494720                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data       631634                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu3.data      1134831                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      3806841                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1544925                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       494526                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu2.data       631378                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu3.data      1099814                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      3770643                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    119136007                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data     38318426                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu2.data     52011100                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu3.data     93104986                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    302570519                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    119805996                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data     38502969                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu2.data     52302535                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu3.data     93556876                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    304168376                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.033990                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.032116                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.034773                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu3.data     0.068471                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.044643                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.014720                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014101                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.026761                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu3.data     0.082783                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.037373                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.757090                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.740332                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.725393                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu3.data     0.750466                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.747500                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.836219                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.717486                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu2.data     0.733468                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu3.data     0.750808                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.788273                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.060468                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.078303                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data     0.075492                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu3.data     0.161089                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.095274                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu3.data     0.000008                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000002                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.030233                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.026384                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu2.data     0.033936                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu3.data     0.077999                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.045080                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.034298                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.029805                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu2.data     0.037789                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu3.data     0.081248                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.048770                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15145.416488                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 15922.116242                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu3.data 14798.628003                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 10585.837658                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 28602.617451                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 27778.917081                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu3.data 27341.469453                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 23183.937077                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 16109.206260                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu2.data 16803.765933                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu3.data 18999.074304                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total  8273.988680                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14233.878879                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14181.280540                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 12398.694813                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9634.018302                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu3.data 23722.222222                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23722.222222                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18634.790044                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 20367.148319                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu3.data 21099.799489                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 15250.569205                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 16416.296546                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 18188.627943                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu3.data 20158.439197                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 14022.663165                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs      9944782                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets         9746                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs           902340                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets            268                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    11.021103                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    36.365672                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks      7599024                       # number of writebacks
+system.cpu0.dcache.writebacks::total          7599024                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data         1975                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       105532                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu3.data      1864101                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total      1971608                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data           21                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data       285967                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu3.data      2944550                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total      3230538                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu2.data           15                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu3.data         2055                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::total         2070                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         9000                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data        10827                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu3.data       112609                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total       132436                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data         1996                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu2.data       391514                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu3.data      4810706                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total      5204216                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data         1996                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu2.data       391514                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu3.data      4810706                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total      5204216                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       644647                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       851041                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu3.data      1549318                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      3045006                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       254234                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data       363943                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu3.data       602830                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      1221007                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       136623                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data       211302                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu3.data       334293                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       682218                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       110099                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu2.data       158538                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu3.data       299287                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total       567924                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data        29738                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data        36856                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu3.data        70200                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       136794                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu3.data            9                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data      1008980                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu2.data      1373522                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu3.data      2451435                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      4833937                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data      1145603                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu2.data      1584824                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu3.data      2785728                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      5516155                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data         4882                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data         4749                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu3.data         4953                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        14584                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         4421                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         4248                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu3.data         4892                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        13561                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data         9303                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data         8997                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu3.data         9845                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        28145                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   9121433500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data  12645799500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu3.data  23323825500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  45091058500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   7016829000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   9574333500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu3.data  17420995002                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  34012157502                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data   2255733000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data   2960339500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu3.data   4961141000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  10177213500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data   1663508500                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu2.data   2505341000                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu3.data   5348384049                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total   9517233549                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    386430500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    476830000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    929349500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1792610000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       204500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       204500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  17801771000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data  24725474000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu3.data  46093204551                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  88620449551                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  20057504000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data  27685813500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu3.data  51054345551                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  98797663051                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    895533000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data    849199000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu3.data    903591500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   2648323500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data    895533000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data    849199000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu3.data    903591500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   2648323500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032017                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.030937                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.031078                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.019050                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014100                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.014986                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.014068                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008649                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.740332                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.725040                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.739766                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.426958                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.717486                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu2.data     0.733398                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu3.data     0.745688                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.364464                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.060111                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.058350                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.061859                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.035934                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.000008                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.026331                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.026408                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu3.data     0.026330                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.015976                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.029754                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.030301                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu3.data     0.029776                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.018135                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14149.501200                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14859.213011                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 15054.253226                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14808.200214                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27599.884359                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26307.233550                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 28898.686200                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27855.825153                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16510.638765                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 14009.992807                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data 14840.696634                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14917.831983                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 15109.206260                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu2.data 15802.779144                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu3.data 17870.418859                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 16757.935127                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12994.501984                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12937.649229                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 13238.596866                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13104.449026                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 22722.222222                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22722.222222                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 17643.333862                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 18001.512899                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu3.data 18802.539962                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18332.975699                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 17508.250240                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 17469.330033                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu3.data 18327.110741                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17910.603138                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 183435.682098                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 178816.382396                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 182433.171815                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 181591.024410                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 96262.818446                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 94386.906747                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 91781.767395                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 94095.700835                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements         15904025                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.975046                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          561201521                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs         15904537                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            35.285625                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle       9929825500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   471.819191                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst     2.888552                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu2.inst    30.340063                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu3.inst     6.927238                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.921522                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.005642                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu2.inst     0.059258                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu3.inst     0.013530                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999951                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          316                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        592023830                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       592023830                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    341615603                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst    106621003                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu2.inst     64011899                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu3.inst     47744002                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      559992507                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    341615603                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst    106621003                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu2.inst     64011899                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu3.inst     47744002                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       559992507                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    341615603                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst    106621003                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu2.inst     64011899                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu3.inst     47744002                       # number of overall hits
-system.cpu0.icache.overall_hits::total      559992507                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      5580852                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst      1667075                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu2.inst      3872640                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu3.inst      5076367                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total     16196934                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      5580852                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst      1667075                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu2.inst      3872640                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu3.inst      5076367                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total      16196934                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      5580852                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst      1667075                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu2.inst      3872640                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu3.inst      5076367                       # number of overall misses
-system.cpu0.icache.overall_misses::total     16196934                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  22554803500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu2.inst  53200018000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu3.inst  68390346817                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total 144145168317                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst  22554803500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu2.inst  53200018000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu3.inst  68390346817                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total 144145168317                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst  22554803500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu2.inst  53200018000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu3.inst  68390346817                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total 144145168317                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    347196455                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst    108288078                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu2.inst     67884539                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu3.inst     52820369                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    576189441                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    347196455                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst    108288078                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu2.inst     67884539                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu3.inst     52820369                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    576189441                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    347196455                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst    108288078                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu2.inst     67884539                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu3.inst     52820369                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    576189441                       # number of overall (read+write) accesses
+system.cpu0.icache.tags.tag_accesses        593375053                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       593375053                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    337059836                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst    108650316                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu2.inst     66739589                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu3.inst     48751780                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      561201521                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    337059836                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst    108650316                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu2.inst     66739589                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu3.inst     48751780                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       561201521                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    337059836                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst    108650316                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu2.inst     66739589                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu3.inst     48751780                       # number of overall hits
+system.cpu0.icache.overall_hits::total      561201521                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      5506361                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst      1711494                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu2.inst      3903001                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu3.inst      5148019                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total     16268875                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      5506361                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst      1711494                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu2.inst      3903001                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu3.inst      5148019                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total      16268875                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      5506361                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst      1711494                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu2.inst      3903001                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu3.inst      5148019                       # number of overall misses
+system.cpu0.icache.overall_misses::total     16268875                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  22963931000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu2.inst  52569760000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu3.inst  67379676369                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total 142913367369                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst  22963931000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu2.inst  52569760000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu3.inst  67379676369                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total 142913367369                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst  22963931000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu2.inst  52569760000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu3.inst  67379676369                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total 142913367369                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    342566197                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst    110361810                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu2.inst     70642590                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu3.inst     53899799                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    577470396                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    342566197                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst    110361810                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu2.inst     70642590                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu3.inst     53899799                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    577470396                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    342566197                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst    110361810                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu2.inst     70642590                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu3.inst     53899799                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    577470396                       # number of overall (read+write) accesses
 system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.016074                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.015395                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.057047                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu3.inst     0.096106                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.028110                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.015508                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.055250                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu3.inst     0.095511                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.028173                       # miss rate for ReadReq accesses
 system.cpu0.icache.demand_miss_rate::cpu0.inst     0.016074                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.015395                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu2.inst     0.057047                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu3.inst     0.096106                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.028110                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.015508                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu2.inst     0.055250                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu3.inst     0.095511                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.028173                       # miss rate for demand accesses
 system.cpu0.icache.overall_miss_rate::cpu0.inst     0.016074                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.015395                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu2.inst     0.057047                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu3.inst     0.096106                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.028110                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13529.567356                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13737.403425                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 13472.301513                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total  8899.534215                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13529.567356                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13737.403425                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 13472.301513                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total  8899.534215                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13529.567356                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13737.403425                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 13472.301513                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total  8899.534215                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs        58905                       # number of cycles access was blocked
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.015508                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu2.inst     0.055250                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu3.inst     0.095511                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.028173                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13417.476778                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13469.061371                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu3.inst 13088.466917                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  8784.465267                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13417.476778                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13469.061371                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu3.inst 13088.466917                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  8784.465267                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13417.476778                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13469.061371                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu3.inst 13088.466917                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  8784.465267                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs        36144                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs             3585                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs             2970                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    16.430962                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    12.169697                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks     15833780                       # number of writebacks
-system.cpu0.icache.writebacks::total         15833780                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst       362545                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total       362545                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu3.inst       362545                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total       362545                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu3.inst       362545                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total       362545                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      1667075                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst      3872640                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst      4713822                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total     10253537                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst      1667075                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu2.inst      3872640                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu3.inst      4713822                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total     10253537                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst      1667075                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu2.inst      3872640                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu3.inst      4713822                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total     10253537                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  20887728500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst  49327378000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst  60408719849                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total 130623826349                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  20887728500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst  49327378000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst  60408719849                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total 130623826349                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  20887728500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst  49327378000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst  60408719849                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total 130623826349                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015395                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.057047                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.089243                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.017795                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.015395                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.057047                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst     0.089243                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.017795                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.015395                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.057047                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst     0.089243                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.017795                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12529.567356                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12737.403425                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12815.231430                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12739.391914                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12529.567356                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12737.403425                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 12815.231430                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 12739.391914                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12529.567356                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12737.403425                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 12815.231430                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 12739.391914                       # average overall mshr miss latency
+system.cpu0.icache.writebacks::writebacks     15904025                       # number of writebacks
+system.cpu0.icache.writebacks::total         15904025                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu3.inst       364218                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total       364218                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu3.inst       364218                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total       364218                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu3.inst       364218                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total       364218                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      1711494                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst      3903001                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu3.inst      4783801                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total     10398296                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst      1711494                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu2.inst      3903001                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu3.inst      4783801                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total     10398296                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst      1711494                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu2.inst      3903001                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu3.inst      4783801                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total     10398296                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  21252437000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst  48666759000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu3.inst  59754516896                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total 129673712896                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  21252437000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst  48666759000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu3.inst  59754516896                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total 129673712896                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  21252437000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst  48666759000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu3.inst  59754516896                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total 129673712896                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015508                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.088754                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.018007                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.015508                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu3.inst     0.088754                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.018007                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.015508                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu3.inst     0.088754                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.018007                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12417.476778                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12469.061371                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 12491.012251                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12470.669511                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12417.476778                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12469.061371                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu3.inst 12491.012251                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12470.669511                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12417.476778                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12469.061371                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu3.inst 12491.012251                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12470.669511                       # average overall mshr miss latency
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1226,70 +1210,67 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                    32812                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong                32812                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2         4690                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        24112                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore            5                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples        32807                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean     1.066845                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev   193.234552                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-4095        32806    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::32768-36863            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total        32807                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples        28807                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 25324.695387                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 21900.388938                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 15981.091084                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-32767        18461     64.09%     64.09% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::32768-65535        10165     35.29%     99.37% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-163839          148      0.51%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::163840-196607           13      0.05%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-229375            1      0.00%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::229376-262143            1      0.00%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-294911            7      0.02%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::294912-327679            3      0.01%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::360448-393215            5      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-425983            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total        28807                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples   2784865428                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     0.637616                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::stdev     0.480689                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0     1009190500     36.24%     36.24% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::1     1775674928     63.76%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total   2784865428                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K        24112     83.72%     83.72% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M         4690     16.28%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total        28802                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        32812                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                    32054                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong                32054                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2         4620                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        23591                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore            2                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples        32052                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0          32052    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total        32052                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples        28213                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 24818.452486                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 21684.712498                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 13220.953832                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-32767        18569     65.82%     65.82% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-65535         9436     33.45%     99.26% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-98303          123      0.44%     99.70% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-131071           57      0.20%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-163839            4      0.01%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::163840-196607           13      0.05%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-229375            2      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::229376-262143            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-294911            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-360447            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::425984-458751            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total        28213                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples   2332813120                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.567212                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.495462                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0     1009613500     43.28%     43.28% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::1     1323199620     56.72%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total   2332813120                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        23591     83.62%     83.62% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M         4620     16.38%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total        28211                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data        32054                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        32812                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        28802                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total        32054                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data        28211                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        28802                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        61614                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total        28211                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        60265                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    20290778                       # DTB read hits
-system.cpu1.dtb.read_misses                     25288                       # DTB read misses
-system.cpu1.dtb.write_hits                   18371397                       # DTB write hits
-system.cpu1.dtb.write_misses                     7524                       # DTB write misses
-system.cpu1.dtb.flush_tlb                        1188                       # Number of times complete TLB was flushed
+system.cpu1.dtb.read_hits                    20818389                       # DTB read hits
+system.cpu1.dtb.read_misses                     24417                       # DTB read misses
+system.cpu1.dtb.write_hits                   18685767                       # DTB write hits
+system.cpu1.dtb.write_misses                     7637                       # DTB write misses
+system.cpu1.dtb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid               5447                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                    137                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   18352                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_tlb_mva_asid               5343                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                    135                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   18131                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   929                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                   972                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                     2632                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                20316066                       # DTB read accesses
-system.cpu1.dtb.write_accesses               18378921                       # DTB write accesses
+system.cpu1.dtb.perms_faults                     2619                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                20842806                       # DTB read accesses
+system.cpu1.dtb.write_accesses               18693404                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                         38662175                       # DTB hits
-system.cpu1.dtb.misses                          32812                       # DTB misses
-system.cpu1.dtb.accesses                     38694987                       # DTB accesses
+system.cpu1.dtb.hits                         39504156                       # DTB hits
+system.cpu1.dtb.misses                          32054                       # DTB misses
+system.cpu1.dtb.accesses                     39536210                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1319,139 +1300,138 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    20715                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                20715                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2          943                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        18376                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples        20715                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          20715    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        20715                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        19319                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 28783.140949                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 25411.076231                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 19382.499659                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-32767         9731     50.37%     50.37% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::32768-65535         9374     48.52%     98.89% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::98304-131071            1      0.01%     98.90% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-163839          168      0.87%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::163840-196607           22      0.11%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-294911            9      0.05%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::294912-327679            1      0.01%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-360447            1      0.01%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::360448-393215            7      0.04%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-425983            3      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-491519            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::491520-524287            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        19319                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walks                    20183                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                20183                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2          931                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        17873                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples        20183                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          20183    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        20183                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        18804                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 27697.085726                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 24882.952231                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 14267.961573                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-32767        10321     54.89%     54.89% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-65535         8257     43.91%     98.80% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-98303           85      0.45%     99.25% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::98304-131071          115      0.61%     99.86% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-163839            2      0.01%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::163840-196607            9      0.05%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-229375            4      0.02%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::229376-262143            8      0.04%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-294911            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-360447            1      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::360448-393215            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        18804                       # Table walker service (enqueue to completion) latency
 system.cpu1.itb.walker.walksPending::samples   1000000500                       # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::0     1000000500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.itb.walker.walksPending::total   1000000500                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        18376     95.12%     95.12% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M          943      4.88%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        19319                       # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::4K        17873     95.05%     95.05% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M          931      4.95%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        18804                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        20715                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        20715                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        20183                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        20183                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        19319                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        19319                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total        40034                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   108288078                       # ITB inst hits
-system.cpu1.itb.inst_misses                     20715                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        18804                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        18804                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total        38987                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   110361810                       # ITB inst hits
+system.cpu1.itb.inst_misses                     20183                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                        1188                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid               5447                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                    137                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   13933                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid               5343                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                    135                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   13509                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               108308793                       # ITB inst accesses
-system.cpu1.itb.hits                        108288078                       # DTB hits
-system.cpu1.itb.misses                          20715                       # DTB misses
-system.cpu1.itb.accesses                    108308793                       # DTB accesses
-system.cpu1.numCycles                      1188105502                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               110381993                       # ITB inst accesses
+system.cpu1.itb.hits                        110361810                       # DTB hits
+system.cpu1.itb.misses                          20183                       # DTB misses
+system.cpu1.itb.accesses                    110381993                       # DTB accesses
+system.cpu1.numCycles                      1184092485                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                  108209898                       # Number of instructions committed
-system.cpu1.committedOps                    126974949                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses            116708707                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                113927                       # Number of float alu accesses
-system.cpu1.num_func_calls                    6429899                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts     16402371                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                   116708707                       # number of integer instructions
-system.cpu1.num_fp_insts                       113927                       # number of float instructions
-system.cpu1.num_int_register_reads          168563743                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          92548799                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads              187994                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes              86044                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads            27990654                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes           27915757                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                     38659204                       # number of memory refs
-system.cpu1.num_load_insts                   20289811                       # Number of load instructions
-system.cpu1.num_store_insts                  18369393                       # Number of store instructions
-system.cpu1.num_idle_cycles              1163060687.092743                       # Number of idle cycles
-system.cpu1.num_busy_cycles              25044814.907257                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.021080                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.978920                       # Percentage of idle cycles
-system.cpu1.Branches                         24096387                       # Number of branches fetched
+system.cpu1.committedInsts                  110287651                       # Number of instructions committed
+system.cpu1.committedOps                    129462738                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses            119015901                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                118522                       # Number of float alu accesses
+system.cpu1.num_func_calls                    6563146                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts     16773404                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                   119015901                       # number of integer instructions
+system.cpu1.num_fp_insts                       118522                       # number of float instructions
+system.cpu1.num_int_register_reads          171436551                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          94361756                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads              191512                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes              99140                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads            28456563                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes           28368844                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                     39501087                       # number of memory refs
+system.cpu1.num_load_insts                   20816799                       # Number of load instructions
+system.cpu1.num_store_insts                  18684288                       # Number of store instructions
+system.cpu1.num_idle_cycles              1157765533.383607                       # Number of idle cycles
+system.cpu1.num_busy_cycles              26326951.616393                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.022234                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.977766                       # Percentage of idle cycles
+system.cpu1.Branches                         24650673                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 88104313     69.34%     69.34% # Class of executed instruction
-system.cpu1.op_class::IntMult                  267805      0.21%     69.56% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    10742      0.01%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.56% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc             11023      0.01%     69.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.57% # Class of executed instruction
-system.cpu1.op_class::MemRead                20289811     15.97%     85.54% # Class of executed instruction
-system.cpu1.op_class::MemWrite               18369393     14.46%    100.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 89732955     69.27%     69.27% # Class of executed instruction
+system.cpu1.op_class::IntMult                  279120      0.22%     69.49% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    11472      0.01%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.50% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc             12221      0.01%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.51% # Class of executed instruction
+system.cpu1.op_class::MemRead                20816799     16.07%     85.58% # Class of executed instruction
+system.cpu1.op_class::MemWrite               18684288     14.42%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                 127053129                       # Class of executed instruction
-system.cpu2.branchPred.lookups               39776917                       # Number of BP lookups
-system.cpu2.branchPred.condPredicted         27483460                       # Number of conditional branches predicted
-system.cpu2.branchPred.condIncorrect          2037436                       # Number of conditional branches incorrect
-system.cpu2.branchPred.BTBLookups            28756518                       # Number of BTB lookups
-system.cpu2.branchPred.BTBHits               19292729                       # Number of BTB hits
+system.cpu1.op_class::total                 129536897                       # Class of executed instruction
+system.cpu2.branchPred.lookups               40914061                       # Number of BP lookups
+system.cpu2.branchPred.condPredicted         28392312                       # Number of conditional branches predicted
+system.cpu2.branchPred.condIncorrect          2019755                       # Number of conditional branches incorrect
+system.cpu2.branchPred.BTBLookups            29835012                       # Number of BTB lookups
+system.cpu2.branchPred.BTBHits               20286508                       # Number of BTB hits
 system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu2.branchPred.BTBHitPct            67.089934                       # BTB Hit Percentage
-system.cpu2.branchPred.usedRAS                4859404                       # Number of times the RAS was used to get a target.
-system.cpu2.branchPred.RASInCorrect            317380                       # Number of incorrect RAS predictions.
-system.cpu2.branchPred.indirectLookups        1168446                       # Number of indirect predictor lookups.
-system.cpu2.branchPred.indirectHits            802318                       # Number of indirect target hits.
-system.cpu2.branchPred.indirectMisses          366128                       # Number of indirect misses.
-system.cpu2.branchPredindirectMispredicted       149530                       # Number of mispredicted indirect branches.
+system.cpu2.branchPred.BTBHitPct            67.995642                       # BTB Hit Percentage
+system.cpu2.branchPred.usedRAS                4999749                       # Number of times the RAS was used to get a target.
+system.cpu2.branchPred.RASInCorrect            330951                       # Number of incorrect RAS predictions.
+system.cpu2.branchPred.indirectLookups        1158254                       # Number of indirect predictor lookups.
+system.cpu2.branchPred.indirectHits            808792                       # Number of indirect target hits.
+system.cpu2.branchPred.indirectMisses          349462                       # Number of indirect misses.
+system.cpu2.branchPredindirectMispredicted       143811                       # Number of mispredicted indirect branches.
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1481,66 +1461,59 @@ system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu2.dtb.walker.walks                    93967                       # Table walker walks requested
-system.cpu2.dtb.walker.walksLong                93967                       # Table walker walks initiated with long descriptors
-system.cpu2.dtb.walker.walksLongTerminationLevel::Level2         6944                       # Level at which table walker walks with long descriptors terminate
-system.cpu2.dtb.walker.walksLongTerminationLevel::Level3        29768                       # Level at which table walker walks with long descriptors terminate
-system.cpu2.dtb.walker.walkWaitTime::samples        93967                       # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkWaitTime::0          93967    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkWaitTime::total        93967                       # Table walker wait (enqueue to first request) latency
-system.cpu2.dtb.walker.walkCompletionTime::samples        36712                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::mean 25539.442144                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::gmean 22201.127196                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::stdev 16823.219049                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::0-32767        24012     65.41%     65.41% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::32768-65535        12449     33.91%     99.32% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::131072-163839          190      0.52%     99.83% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::163840-196607           24      0.07%     99.90% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::196608-229375            5      0.01%     99.91% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::229376-262143            3      0.01%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::262144-294911           13      0.04%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::294912-327679            1      0.00%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::327680-360447            1      0.00%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::360448-393215            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::393216-425983            6      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::425984-458751            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walkCompletionTime::total        36712                       # Table walker service (enqueue to completion) latency
-system.cpu2.dtb.walker.walksPending::samples   2000224000                       # Table walker pending requests distribution
-system.cpu2.dtb.walker.walksPending::0     2000224000    100.00%    100.00% # Table walker pending requests distribution
-system.cpu2.dtb.walker.walksPending::total   2000224000                       # Table walker pending requests distribution
-system.cpu2.dtb.walker.walkPageSizes::4K        29768     81.09%     81.09% # Table walker page sizes translated
-system.cpu2.dtb.walker.walkPageSizes::2M         6944     18.91%    100.00% # Table walker page sizes translated
-system.cpu2.dtb.walker.walkPageSizes::total        36712                       # Table walker page sizes translated
-system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        93967                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walks                    93613                       # Table walker walks requested
+system.cpu2.dtb.walker.walksLong                93613                       # Table walker walks initiated with long descriptors
+system.cpu2.dtb.walker.walksLongTerminationLevel::Level2         7056                       # Level at which table walker walks with long descriptors terminate
+system.cpu2.dtb.walker.walksLongTerminationLevel::Level3        30134                       # Level at which table walker walks with long descriptors terminate
+system.cpu2.dtb.walker.walkWaitTime::samples        93613                       # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkWaitTime::0          93613    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkWaitTime::total        93613                       # Table walker wait (enqueue to first request) latency
+system.cpu2.dtb.walker.walkCompletionTime::samples        37190                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::mean 24826.364614                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::gmean 21866.546445                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::stdev 12685.900174                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::0-65535        36979     99.43%     99.43% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::65536-131071          182      0.49%     99.92% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::131072-196607           14      0.04%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::196608-262143            8      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::262144-327679            5      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::327680-393215            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walkCompletionTime::total        37190                       # Table walker service (enqueue to completion) latency
+system.cpu2.dtb.walker.walksPending::samples   2000359500                       # Table walker pending requests distribution
+system.cpu2.dtb.walker.walksPending::0     2000359500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu2.dtb.walker.walksPending::total   2000359500                       # Table walker pending requests distribution
+system.cpu2.dtb.walker.walkPageSizes::4K        30134     81.03%     81.03% # Table walker page sizes translated
+system.cpu2.dtb.walker.walkPageSizes::2M         7056     18.97%    100.00% # Table walker page sizes translated
+system.cpu2.dtb.walker.walkPageSizes::total        37190                       # Table walker page sizes translated
+system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data        93613                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        93967                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data        36712                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Requested::total        93613                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data        37190                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin_Completed::total        36712                       # Table walker requests started/completed, data/inst
-system.cpu2.dtb.walker.walkRequestOrigin::total       130679                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin_Completed::total        37190                       # Table walker requests started/completed, data/inst
+system.cpu2.dtb.walker.walkRequestOrigin::total       130803                       # Table walker requests started/completed, data/inst
 system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu2.dtb.read_hits                    28283757                       # DTB read hits
-system.cpu2.dtb.read_misses                     78317                       # DTB read misses
-system.cpu2.dtb.write_hits                   24727017                       # DTB write hits
-system.cpu2.dtb.write_misses                    15650                       # DTB write misses
-system.cpu2.dtb.flush_tlb                        1188                       # Number of times complete TLB was flushed
+system.cpu2.dtb.read_hits                    28720728                       # DTB read hits
+system.cpu2.dtb.read_misses                     78135                       # DTB read misses
+system.cpu2.dtb.write_hits                   25235469                       # DTB write hits
+system.cpu2.dtb.write_misses                    15478                       # DTB write misses
+system.cpu2.dtb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu2.dtb.flush_tlb_mva_asid               6736                       # Number of times TLB was flushed by MVA & ASID
-system.cpu2.dtb.flush_tlb_asid                    178                       # Number of times TLB was flushed by ASID
-system.cpu2.dtb.flush_entries                   22142                       # Number of entries that have been flushed from TLB
-system.cpu2.dtb.align_faults                       90                       # Number of TLB faults due to alignment restrictions
-system.cpu2.dtb.prefetch_faults                  2053                       # Number of TLB faults due to prefetch
+system.cpu2.dtb.flush_tlb_mva_asid               6949                       # Number of times TLB was flushed by MVA & ASID
+system.cpu2.dtb.flush_tlb_asid                    188                       # Number of times TLB was flushed by ASID
+system.cpu2.dtb.flush_entries                   22306                       # Number of entries that have been flushed from TLB
+system.cpu2.dtb.align_faults                       80                       # Number of TLB faults due to alignment restrictions
+system.cpu2.dtb.prefetch_faults                  2280                       # Number of TLB faults due to prefetch
 system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu2.dtb.perms_faults                     3761                       # Number of TLB faults due to permissions restrictions
-system.cpu2.dtb.read_accesses                28362074                       # DTB read accesses
-system.cpu2.dtb.write_accesses               24742667                       # DTB write accesses
+system.cpu2.dtb.perms_faults                     3881                       # Number of TLB faults due to permissions restrictions
+system.cpu2.dtb.read_accesses                28798863                       # DTB read accesses
+system.cpu2.dtb.write_accesses               25250947                       # DTB write accesses
 system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu2.dtb.hits                         53010774                       # DTB hits
-system.cpu2.dtb.misses                          93967                       # DTB misses
-system.cpu2.dtb.accesses                     53104741                       # DTB accesses
+system.cpu2.dtb.hits                         53956197                       # DTB hits
+system.cpu2.dtb.misses                          93613                       # DTB misses
+system.cpu2.dtb.accesses                     54049810                       # DTB accesses
 system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1570,125 +1543,126 @@ system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu2.itb.walker.walks                    27720                       # Table walker walks requested
-system.cpu2.itb.walker.walksLong                27720                       # Table walker walks initiated with long descriptors
-system.cpu2.itb.walker.walksLongTerminationLevel::Level2         1832                       # Level at which table walker walks with long descriptors terminate
-system.cpu2.itb.walker.walksLongTerminationLevel::Level3        23079                       # Level at which table walker walks with long descriptors terminate
-system.cpu2.itb.walker.walkWaitTime::samples        27720                       # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkWaitTime::0          27720    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkWaitTime::total        27720                       # Table walker wait (enqueue to first request) latency
-system.cpu2.itb.walker.walkCompletionTime::samples        24911                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::mean 29141.122396                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::gmean 25972.278022                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::stdev 17945.677356                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::0-32767        12737     51.13%     51.13% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::32768-65535        11873     47.66%     98.79% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::98304-131071            1      0.00%     98.80% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::131072-163839          235      0.94%     99.74% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::163840-196607           44      0.18%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::196608-229375            4      0.02%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::229376-262143            2      0.01%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::262144-294911           11      0.04%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walks                    26529                       # Table walker walks requested
+system.cpu2.itb.walker.walksLong                26529                       # Table walker walks initiated with long descriptors
+system.cpu2.itb.walker.walksLongTerminationLevel::Level2         1840                       # Level at which table walker walks with long descriptors terminate
+system.cpu2.itb.walker.walksLongTerminationLevel::Level3        22126                       # Level at which table walker walks with long descriptors terminate
+system.cpu2.itb.walker.walkWaitTime::samples        26529                       # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkWaitTime::0          26529    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkWaitTime::total        26529                       # Table walker wait (enqueue to first request) latency
+system.cpu2.itb.walker.walkCompletionTime::samples        23966                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::mean 28028.290078                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::gmean 25290.360104                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::stdev 14051.232329                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::0-32767        12906     53.85%     53.85% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::32768-65535        10781     44.98%     98.84% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::65536-98303           94      0.39%     99.23% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::98304-131071          160      0.67%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::131072-163839            3      0.01%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::163840-196607            9      0.04%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::196608-229375            3      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::229376-262143            3      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::262144-294911            2      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::294912-327679            1      0.00%     99.98% # Table walker service (enqueue to completion) latency
 system.cpu2.itb.walker.walkCompletionTime::327680-360447            2      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::458752-491519            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walkCompletionTime::total        24911                       # Table walker service (enqueue to completion) latency
-system.cpu2.itb.walker.walksPending::samples   2000197500                       # Table walker pending requests distribution
-system.cpu2.itb.walker.walksPending::0     2000197500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu2.itb.walker.walksPending::total   2000197500                       # Table walker pending requests distribution
-system.cpu2.itb.walker.walkPageSizes::4K        23079     92.65%     92.65% # Table walker page sizes translated
-system.cpu2.itb.walker.walkPageSizes::2M         1832      7.35%    100.00% # Table walker page sizes translated
-system.cpu2.itb.walker.walkPageSizes::total        24911                       # Table walker page sizes translated
+system.cpu2.itb.walker.walkCompletionTime::360448-393215            2      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walkCompletionTime::total        23966                       # Table walker service (enqueue to completion) latency
+system.cpu2.itb.walker.walksPending::samples   2000327500                       # Table walker pending requests distribution
+system.cpu2.itb.walker.walksPending::0     2000327500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu2.itb.walker.walksPending::total   2000327500                       # Table walker pending requests distribution
+system.cpu2.itb.walker.walkPageSizes::4K        22126     92.32%     92.32% # Table walker page sizes translated
+system.cpu2.itb.walker.walkPageSizes::2M         1840      7.68%    100.00% # Table walker page sizes translated
+system.cpu2.itb.walker.walkPageSizes::total        23966                       # Table walker page sizes translated
 system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst        27720                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Requested::total        27720                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst        26529                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Requested::total        26529                       # Table walker requests started/completed, data/inst
 system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst        24911                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin_Completed::total        24911                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.walker.walkRequestOrigin::total        52631                       # Table walker requests started/completed, data/inst
-system.cpu2.itb.inst_hits                    67934299                       # ITB inst hits
-system.cpu2.itb.inst_misses                     27720                       # ITB inst misses
+system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst        23966                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin_Completed::total        23966                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.walker.walkRequestOrigin::total        50495                       # Table walker requests started/completed, data/inst
+system.cpu2.itb.inst_hits                    70694439                       # ITB inst hits
+system.cpu2.itb.inst_misses                     26529                       # ITB inst misses
 system.cpu2.itb.read_hits                           0                       # DTB read hits
 system.cpu2.itb.read_misses                         0                       # DTB read misses
 system.cpu2.itb.write_hits                          0                       # DTB write hits
 system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.itb.flush_tlb                        1188                       # Number of times complete TLB was flushed
+system.cpu2.itb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu2.itb.flush_tlb_mva_asid               6736                       # Number of times TLB was flushed by MVA & ASID
-system.cpu2.itb.flush_tlb_asid                    178                       # Number of times TLB was flushed by ASID
-system.cpu2.itb.flush_entries                   16373                       # Number of entries that have been flushed from TLB
+system.cpu2.itb.flush_tlb_mva_asid               6949                       # Number of times TLB was flushed by MVA & ASID
+system.cpu2.itb.flush_tlb_asid                    188                       # Number of times TLB was flushed by ASID
+system.cpu2.itb.flush_entries                   16608                       # Number of entries that have been flushed from TLB
 system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu2.itb.perms_faults                    46985                       # Number of TLB faults due to permissions restrictions
+system.cpu2.itb.perms_faults                    49134                       # Number of TLB faults due to permissions restrictions
 system.cpu2.itb.read_accesses                       0                       # DTB read accesses
 system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.inst_accesses                67962019                       # ITB inst accesses
-system.cpu2.itb.hits                         67934299                       # DTB hits
-system.cpu2.itb.misses                          27720                       # DTB misses
-system.cpu2.itb.accesses                     67962019                       # DTB accesses
-system.cpu2.numCycles                      6665035719                       # number of cpu cycles simulated
+system.cpu2.itb.inst_accesses                70720968                       # ITB inst accesses
+system.cpu2.itb.hits                         70694439                       # DTB hits
+system.cpu2.itb.misses                          26529                       # DTB misses
+system.cpu2.itb.accesses                     70720968                       # DTB accesses
+system.cpu2.numCycles                      1178523145                       # number of cpu cycles simulated
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                  145016271                       # Number of instructions committed
-system.cpu2.committedOps                    170167286                       # Number of ops (including micro ops) committed
-system.cpu2.discardedOps                     13691437                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu2.numFetchSuspends                     1431                       # Number of times Execute suspended instruction fetching
-system.cpu2.quiesceCycles                 95890552078                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu2.cpi                             45.960606                       # CPI: cycles per instruction
-system.cpu2.ipc                              0.021758                       # IPC: instructions per cycle
+system.cpu2.committedInsts                  148428479                       # Number of instructions committed
+system.cpu2.committedOps                    174146855                       # Number of ops (including micro ops) committed
+system.cpu2.discardedOps                     14845041                       # Number of ops (including micro ops) which were discarded before commit
+system.cpu2.numFetchSuspends                     1527                       # Number of times Execute suspended instruction fetching
+system.cpu2.quiesceCycles                     5665146                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu2.cpi                              7.940007                       # CPI: cycles per instruction
+system.cpu2.ipc                              0.125944                       # IPC: instructions per cycle
 system.cpu2.op_class_0::No_OpClass                  0      0.00%      0.00% # Class of committed instruction
-system.cpu2.op_class_0::IntAlu              117737819     69.19%     69.19% # Class of committed instruction
-system.cpu2.op_class_0::IntMult                373156      0.22%     69.41% # Class of committed instruction
-system.cpu2.op_class_0::IntDiv                  14991      0.01%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatAdd                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatCmp                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatCvt                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatMult                   0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatDiv                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::FloatSqrt                   0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdAdd                     0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdAlu                     0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdCmp                     0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdCvt                     0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdMisc                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdMult                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdShift                   0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdSqrt                    0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     69.42% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMisc           14732      0.01%     69.43% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMult               0      0.00%     69.43% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
-system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     69.43% # Class of committed instruction
-system.cpu2.op_class_0::MemRead              27395173     16.10%     85.53% # Class of committed instruction
-system.cpu2.op_class_0::MemWrite             24631415     14.47%    100.00% # Class of committed instruction
+system.cpu2.op_class_0::IntAlu              120785530     69.36%     69.36% # Class of committed instruction
+system.cpu2.op_class_0::IntMult                363959      0.21%     69.57% # Class of committed instruction
+system.cpu2.op_class_0::IntDiv                  15220      0.01%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatAdd                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatCmp                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatCvt                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatMult                   0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatDiv                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::FloatSqrt                   0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdAdd                     0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdAddAcc                  0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdAlu                     0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdCmp                     0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdCvt                     0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdMisc                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdMult                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdMultAcc                 0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdShift                   0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdShiftAcc                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdSqrt                    0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatAdd                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatAlu                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatCmp                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatCvt                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatDiv                0      0.00%     69.58% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMisc           16120      0.01%     69.59% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMult               0      0.00%     69.59% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatMultAcc            0      0.00%     69.59% # Class of committed instruction
+system.cpu2.op_class_0::SimdFloatSqrt               0      0.00%     69.59% # Class of committed instruction
+system.cpu2.op_class_0::MemRead              27827190     15.98%     85.56% # Class of committed instruction
+system.cpu2.op_class_0::MemWrite             25138836     14.44%    100.00% # Class of committed instruction
 system.cpu2.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
 system.cpu2.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
-system.cpu2.op_class_0::total               170167286                       # Class of committed instruction
+system.cpu2.op_class_0::total               174146855                       # Class of committed instruction
 system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu2.tickCycles                      269996715                       # Number of cycles that the object actually ticked
-system.cpu2.idleCycles                     6395039004                       # Total number of cycles that the object has spent stopped
-system.cpu3.branchPred.lookups               74192352                       # Number of BP lookups
-system.cpu3.branchPred.condPredicted         49437452                       # Number of conditional branches predicted
-system.cpu3.branchPred.condIncorrect          3347278                       # Number of conditional branches incorrect
-system.cpu3.branchPred.BTBLookups            50136785                       # Number of BTB lookups
-system.cpu3.branchPred.BTBHits               33881997                       # Number of BTB hits
+system.cpu2.tickCycles                      278422703                       # Number of cycles that the object actually ticked
+system.cpu2.idleCycles                      900100442                       # Total number of cycles that the object has spent stopped
+system.cpu3.branchPred.lookups               75872804                       # Number of BP lookups
+system.cpu3.branchPred.condPredicted         50609506                       # Number of conditional branches predicted
+system.cpu3.branchPred.condIncorrect          3388105                       # Number of conditional branches incorrect
+system.cpu3.branchPred.BTBLookups            51366888                       # Number of BTB lookups
+system.cpu3.branchPred.BTBHits               34595075                       # Number of BTB hits
 system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu3.branchPred.BTBHitPct            67.579118                       # BTB Hit Percentage
-system.cpu3.branchPred.usedRAS                9625210                       # Number of times the RAS was used to get a target.
-system.cpu3.branchPred.RASInCorrect            106045                       # Number of incorrect RAS predictions.
-system.cpu3.branchPred.indirectLookups        2919697                       # Number of indirect predictor lookups.
-system.cpu3.branchPred.indirectHits           1497835                       # Number of indirect target hits.
-system.cpu3.branchPred.indirectMisses         1421862                       # Number of indirect misses.
-system.cpu3.branchPredindirectMispredicted       235981                       # Number of mispredicted indirect branches.
+system.cpu3.branchPred.BTBHitPct            67.348980                       # BTB Hit Percentage
+system.cpu3.branchPred.usedRAS                9780520                       # Number of times the RAS was used to get a target.
+system.cpu3.branchPred.RASInCorrect            107006                       # Number of incorrect RAS predictions.
+system.cpu3.branchPred.indirectLookups        3035481                       # Number of indirect predictor lookups.
+system.cpu3.branchPred.indirectHits           1551109                       # Number of indirect target hits.
+system.cpu3.branchPred.indirectMisses         1484372                       # Number of indirect misses.
+system.cpu3.branchPredindirectMispredicted       245540                       # Number of mispredicted indirect branches.
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1718,88 +1692,97 @@ system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu3.dtb.walker.walks                   504531                       # Table walker walks requested
-system.cpu3.dtb.walker.walksLong               504531                       # Table walker walks initiated with long descriptors
-system.cpu3.dtb.walker.walksLongTerminationLevel::Level2         8579                       # Level at which table walker walks with long descriptors terminate
-system.cpu3.dtb.walker.walksLongTerminationLevel::Level3        49642                       # Level at which table walker walks with long descriptors terminate
-system.cpu3.dtb.walker.walksSquashedBefore       315573                       # Table walks squashed before starting
-system.cpu3.dtb.walker.walkWaitTime::samples       188958                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::mean  2466.701595                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::stdev 15451.703294                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::0-65535       187621     99.29%     99.29% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::65536-131071          761      0.40%     99.70% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::131072-196607          388      0.21%     99.90% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::196608-262143           66      0.03%     99.94% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::262144-327679           68      0.04%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::327680-393215           12      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::393216-458751           16      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::458752-524287           15      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::655360-720895            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::720896-786431            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkWaitTime::total       188958                       # Table walker wait (enqueue to first request) latency
-system.cpu3.dtb.walker.walkCompletionTime::samples       235670                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::mean 22726.150974                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::gmean 18499.548679                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::stdev 17978.117081                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::0-65535       231036     98.03%     98.03% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::65536-131071         3674      1.56%     99.59% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::131072-196607          687      0.29%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::196608-262143           78      0.03%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::262144-327679          114      0.05%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::327680-393215           27      0.01%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::393216-458751           37      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::458752-524287            5      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::524288-589823           12      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walkCompletionTime::total       235670                       # Table walker service (enqueue to completion) latency
-system.cpu3.dtb.walker.walksPending::samples -29346850516                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::mean     0.109432                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::0-3 -29931174016    101.99%    101.99% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::4-7    321600000     -1.10%    100.90% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::8-11    109899000     -0.37%    100.52% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::12-15     66660000     -0.23%    100.29% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::16-19     26916000     -0.09%    100.20% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::20-23     15037500     -0.05%    100.15% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::24-27     15685000     -0.05%    100.10% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::28-31     23345000     -0.08%    100.02% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::32-35      4979000     -0.02%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::36-39       163000     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::40-43        37500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::44-47         1500     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.dtb.walker.walksPending::total -29346850516                       # Table walker pending requests distribution
-system.cpu3.dtb.walker.walkPageSizes::4K        49642     85.26%     85.26% # Table walker page sizes translated
-system.cpu3.dtb.walker.walkPageSizes::2M         8579     14.74%    100.00% # Table walker page sizes translated
-system.cpu3.dtb.walker.walkPageSizes::total        58221                       # Table walker page sizes translated
-system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data       504531                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walks                   515601                       # Table walker walks requested
+system.cpu3.dtb.walker.walksLong               515601                       # Table walker walks initiated with long descriptors
+system.cpu3.dtb.walker.walksLongTerminationLevel::Level2         8515                       # Level at which table walker walks with long descriptors terminate
+system.cpu3.dtb.walker.walksLongTerminationLevel::Level3        50947                       # Level at which table walker walks with long descriptors terminate
+system.cpu3.dtb.walker.walksSquashedBefore       323770                       # Table walks squashed before starting
+system.cpu3.dtb.walker.walkWaitTime::samples       191831                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::mean  2186.536587                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::stdev 12259.515456                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::0-32767       187758     97.88%     97.88% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::32768-65535         2920      1.52%     99.40% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::65536-98303          506      0.26%     99.66% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::98304-131071          334      0.17%     99.84% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::131072-163839          139      0.07%     99.91% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::163840-196607           61      0.03%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::196608-229375           40      0.02%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::229376-262143           20      0.01%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::262144-294911           20      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::294912-327679           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::327680-360447            4      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::360448-393215            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::393216-425983            9      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::425984-458751            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::458752-491519            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkWaitTime::total       191831                       # Table walker wait (enqueue to first request) latency
+system.cpu3.dtb.walker.walkCompletionTime::samples       241555                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::mean 22389.801494                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::gmean 18267.883118                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::stdev 16107.200178                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::0-32767       187656     77.69%     77.69% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::32768-65535        48957     20.27%     97.95% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::65536-98303         3861      1.60%     99.55% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::98304-131071          637      0.26%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::131072-163839          131      0.05%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::163840-196607           99      0.04%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::196608-229375           72      0.03%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::229376-262143           72      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::262144-294911           24      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::294912-327679           10      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::327680-360447           14      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::360448-393215            4      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::393216-425983            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::425984-458751           11      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::458752-491519            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::491520-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walkCompletionTime::total       241555                       # Table walker service (enqueue to completion) latency
+system.cpu3.dtb.walker.walksPending::samples -21501827588                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::mean    -0.278457                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::0-3 -22090252588    102.74%    102.74% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::4-7    330768000     -1.54%    101.20% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::8-11    106533500     -0.50%    100.70% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::12-15     66241000     -0.31%    100.39% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::16-19     26933500     -0.13%    100.27% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::20-23     15179500     -0.07%    100.20% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::24-27     14407500     -0.07%    100.13% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::28-31     23051000     -0.11%    100.02% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::32-35      5101000     -0.02%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::36-39       177500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::40-43        28500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::44-47         4000     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.dtb.walker.walksPending::total -21501827588                       # Table walker pending requests distribution
+system.cpu3.dtb.walker.walkPageSizes::4K        50947     85.68%     85.68% # Table walker page sizes translated
+system.cpu3.dtb.walker.walkPageSizes::2M         8515     14.32%    100.00% # Table walker page sizes translated
+system.cpu3.dtb.walker.walkPageSizes::total        59462                       # Table walker page sizes translated
+system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data       515601                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Requested::total       504531                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data        58221                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Requested::total       515601                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data        59462                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin_Completed::total        58221                       # Table walker requests started/completed, data/inst
-system.cpu3.dtb.walker.walkRequestOrigin::total       562752                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin_Completed::total        59462                       # Table walker requests started/completed, data/inst
+system.cpu3.dtb.walker.walkRequestOrigin::total       575063                       # Table walker requests started/completed, data/inst
 system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu3.dtb.read_hits                    58858607                       # DTB read hits
-system.cpu3.dtb.read_misses                    345619                       # DTB read misses
-system.cpu3.dtb.write_hits                   45337458                       # DTB write hits
-system.cpu3.dtb.write_misses                   158912                       # DTB write misses
-system.cpu3.dtb.flush_tlb                        1187                       # Number of times complete TLB was flushed
+system.cpu3.dtb.read_hits                    59668425                       # DTB read hits
+system.cpu3.dtb.read_misses                    351201                       # DTB read misses
+system.cpu3.dtb.write_hits                   46869082                       # DTB write hits
+system.cpu3.dtb.write_misses                   164400                       # DTB write misses
+system.cpu3.dtb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu3.dtb.flush_tlb_mva_asid              11014                       # Number of times TLB was flushed by MVA & ASID
-system.cpu3.dtb.flush_tlb_asid                    317                       # Number of times TLB was flushed by ASID
-system.cpu3.dtb.flush_entries                   30161                       # Number of entries that have been flushed from TLB
-system.cpu3.dtb.align_faults                       96                       # Number of TLB faults due to alignment restrictions
-system.cpu3.dtb.prefetch_faults                  4984                       # Number of TLB faults due to prefetch
+system.cpu3.dtb.flush_tlb_mva_asid              11562                       # Number of times TLB was flushed by MVA & ASID
+system.cpu3.dtb.flush_tlb_asid                    307                       # Number of times TLB was flushed by ASID
+system.cpu3.dtb.flush_entries                   29776                       # Number of entries that have been flushed from TLB
+system.cpu3.dtb.align_faults                       81                       # Number of TLB faults due to alignment restrictions
+system.cpu3.dtb.prefetch_faults                  5087                       # Number of TLB faults due to prefetch
 system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu3.dtb.perms_faults                    31824                       # Number of TLB faults due to permissions restrictions
-system.cpu3.dtb.read_accesses                59204226                       # DTB read accesses
-system.cpu3.dtb.write_accesses               45496370                       # DTB write accesses
+system.cpu3.dtb.perms_faults                    32866                       # Number of TLB faults due to permissions restrictions
+system.cpu3.dtb.read_accesses                60019626                       # DTB read accesses
+system.cpu3.dtb.write_accesses               47033482                       # DTB write accesses
 system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu3.dtb.hits                        104196065                       # DTB hits
-system.cpu3.dtb.misses                         504531                       # DTB misses
-system.cpu3.dtb.accesses                    104700596                       # DTB accesses
+system.cpu3.dtb.hits                        106537507                       # DTB hits
+system.cpu3.dtb.misses                         515601                       # DTB misses
+system.cpu3.dtb.accesses                    107053108                       # DTB accesses
 system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1829,388 +1812,386 @@ system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu3.itb.walker.walks                    57749                       # Table walker walks requested
-system.cpu3.itb.walker.walksLong                57749                       # Table walker walks initiated with long descriptors
-system.cpu3.itb.walker.walksLongTerminationLevel::Level2         1869                       # Level at which table walker walks with long descriptors terminate
-system.cpu3.itb.walker.walksLongTerminationLevel::Level3        39849                       # Level at which table walker walks with long descriptors terminate
-system.cpu3.itb.walker.walksSquashedBefore         8061                       # Table walks squashed before starting
-system.cpu3.itb.walker.walkWaitTime::samples        49688                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::mean  1392.157060                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::stdev  9705.040089                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::0-32767        49238     99.09%     99.09% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::32768-65535          280      0.56%     99.66% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::65536-98303           20      0.04%     99.70% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::98304-131071           53      0.11%     99.80% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::131072-163839           71      0.14%     99.95% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::163840-196607           11      0.02%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::196608-229375            5      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::229376-262143            8      0.02%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkWaitTime::total        49688                       # Table walker wait (enqueue to first request) latency
-system.cpu3.itb.walker.walkCompletionTime::samples        49779                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::mean 28899.797103                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::gmean 24686.192128                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::stdev 20239.281965                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::0-32767        26767     53.77%     53.77% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::32768-65535        22147     44.49%     98.26% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::65536-98303          258      0.52%     98.78% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::98304-131071           22      0.04%     98.82% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::131072-163839          390      0.78%     99.61% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::163840-196607          115      0.23%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::196608-229375           17      0.03%     99.87% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::229376-262143            6      0.01%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::262144-294911           35      0.07%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::294912-327679            4      0.01%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::327680-360447            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::360448-393215            3      0.01%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::393216-425983            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::425984-458751            1      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::458752-491519            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walkCompletionTime::total        49779                       # Table walker service (enqueue to completion) latency
-system.cpu3.itb.walker.walksPending::samples -29349528016                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::mean     0.914056                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::stdev     0.275786                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::0    -2489826708      8.48%      8.48% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::1   -26888510808     91.61%    100.10% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::2       25356500     -0.09%    100.01% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::3        3132000     -0.01%    100.00% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::4         321000     -0.00%    100.00% # Table walker pending requests distribution
-system.cpu3.itb.walker.walksPending::total -29349528016                       # Table walker pending requests distribution
-system.cpu3.itb.walker.walkPageSizes::4K        39849     95.52%     95.52% # Table walker page sizes translated
-system.cpu3.itb.walker.walkPageSizes::2M         1869      4.48%    100.00% # Table walker page sizes translated
-system.cpu3.itb.walker.walkPageSizes::total        41718                       # Table walker page sizes translated
+system.cpu3.itb.walker.walks                    59193                       # Table walker walks requested
+system.cpu3.itb.walker.walksLong                59193                       # Table walker walks initiated with long descriptors
+system.cpu3.itb.walker.walksLongTerminationLevel::Level2         2031                       # Level at which table walker walks with long descriptors terminate
+system.cpu3.itb.walker.walksLongTerminationLevel::Level3        40773                       # Level at which table walker walks with long descriptors terminate
+system.cpu3.itb.walker.walksSquashedBefore         8103                       # Table walks squashed before starting
+system.cpu3.itb.walker.walkWaitTime::samples        51090                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::mean  1228.772754                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::stdev  7780.748037                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::0-32767        50655     99.15%     99.15% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::32768-65535          286      0.56%     99.71% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::65536-98303           82      0.16%     99.87% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::98304-131071           46      0.09%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::131072-163839           10      0.02%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::163840-196607            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::196608-229375            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::229376-262143            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkWaitTime::total        51090                       # Table walker wait (enqueue to first request) latency
+system.cpu3.itb.walker.walkCompletionTime::samples        50907                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::mean 28166.146110                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::gmean 24191.673448                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::stdev 17123.817204                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::0-32767        28249     55.49%     55.49% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::32768-65535        21614     42.46%     97.95% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::65536-98303          468      0.92%     98.87% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::98304-131071          440      0.86%     99.73% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::131072-163839           42      0.08%     99.82% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::163840-196607           46      0.09%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::196608-229375           22      0.04%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::229376-262143            5      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::262144-294911            4      0.01%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::294912-327679            7      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::327680-360447            8      0.02%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::425984-458751            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walkCompletionTime::total        50907                       # Table walker service (enqueue to completion) latency
+system.cpu3.itb.walker.walksPending::samples -25799318884                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::mean     0.966437                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::stdev     0.171998                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::0     -833253492      3.23%      3.23% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::1   -24994847892     96.88%    100.11% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::2       25196000     -0.10%    100.01% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::3        3318000     -0.01%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::4         257000     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::5          11500     -0.00%    100.00% # Table walker pending requests distribution
+system.cpu3.itb.walker.walksPending::total -25799318884                       # Table walker pending requests distribution
+system.cpu3.itb.walker.walkPageSizes::4K        40773     95.26%     95.26% # Table walker page sizes translated
+system.cpu3.itb.walker.walkPageSizes::2M         2031      4.74%    100.00% # Table walker page sizes translated
+system.cpu3.itb.walker.walkPageSizes::total        42804                       # Table walker page sizes translated
 system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst        57749                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Requested::total        57749                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst        59193                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Requested::total        59193                       # Table walker requests started/completed, data/inst
 system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst        41718                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin_Completed::total        41718                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.walker.walkRequestOrigin::total        99467                       # Table walker requests started/completed, data/inst
-system.cpu3.itb.inst_hits                    52942414                       # ITB inst hits
-system.cpu3.itb.inst_misses                     57749                       # ITB inst misses
+system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst        42804                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin_Completed::total        42804                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.walker.walkRequestOrigin::total       101997                       # Table walker requests started/completed, data/inst
+system.cpu3.itb.inst_hits                    54025408                       # ITB inst hits
+system.cpu3.itb.inst_misses                     59193                       # ITB inst misses
 system.cpu3.itb.read_hits                           0                       # DTB read hits
 system.cpu3.itb.read_misses                         0                       # DTB read misses
 system.cpu3.itb.write_hits                          0                       # DTB write hits
 system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.itb.flush_tlb                        1187                       # Number of times complete TLB was flushed
+system.cpu3.itb.flush_tlb                        1184                       # Number of times complete TLB was flushed
 system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu3.itb.flush_tlb_mva_asid              11014                       # Number of times TLB was flushed by MVA & ASID
-system.cpu3.itb.flush_tlb_asid                    317                       # Number of times TLB was flushed by ASID
-system.cpu3.itb.flush_entries                   23395                       # Number of entries that have been flushed from TLB
+system.cpu3.itb.flush_tlb_mva_asid              11562                       # Number of times TLB was flushed by MVA & ASID
+system.cpu3.itb.flush_tlb_asid                    307                       # Number of times TLB was flushed by ASID
+system.cpu3.itb.flush_entries                   22881                       # Number of entries that have been flushed from TLB
 system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu3.itb.perms_faults                   105407                       # Number of TLB faults due to permissions restrictions
+system.cpu3.itb.perms_faults                   108557                       # Number of TLB faults due to permissions restrictions
 system.cpu3.itb.read_accesses                       0                       # DTB read accesses
 system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.inst_accesses                53000163                       # ITB inst accesses
-system.cpu3.itb.hits                         52942414                       # DTB hits
-system.cpu3.itb.misses                          57749                       # DTB misses
-system.cpu3.itb.accesses                     53000163                       # DTB accesses
-system.cpu3.numCycles                       367393110                       # number of cpu cycles simulated
+system.cpu3.itb.inst_accesses                54084601                       # ITB inst accesses
+system.cpu3.itb.hits                         54025408                       # DTB hits
+system.cpu3.itb.misses                          59193                       # DTB misses
+system.cpu3.itb.accesses                     54084601                       # DTB accesses
+system.cpu3.numCycles                       361836520                       # number of cpu cycles simulated
 system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.fetch.icacheStallCycles         140035473                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu3.fetch.Insts                     329019087                       # Number of instructions fetch has processed
-system.cpu3.fetch.Branches                   74192352                       # Number of branches that fetch encountered
-system.cpu3.fetch.predictedBranches          45005042                       # Number of branches that fetch has predicted taken
-system.cpu3.fetch.Cycles                    204823343                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu3.fetch.SquashCycles                7558478                       # Number of cycles fetch has spent squashing
-system.cpu3.fetch.TlbCycles                   1392210                       # Number of cycles fetch has spent waiting for tlb
-system.cpu3.fetch.MiscStallCycles               11060                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu3.fetch.PendingDrainCycles             2040                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu3.fetch.PendingTrapStallCycles      2559054                       # Number of stall cycles due to pending traps
-system.cpu3.fetch.PendingQuiesceStallCycles        98792                       # Number of stall cycles due to pending quiesce instructions
-system.cpu3.fetch.IcacheWaitRetryStallCycles         5855                       # Number of stall cycles due to full MSHR
-system.cpu3.fetch.CacheLines                 52820449                       # Number of cache lines fetched
-system.cpu3.fetch.IcacheSquashes              2085044                       # Number of outstanding Icache misses that were squashed
-system.cpu3.fetch.ItlbSquashes                  22116                       # Number of outstanding ITLB misses that were squashed
-system.cpu3.fetch.rateDist::samples         352706869                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::mean             1.090104                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::stdev            2.342261                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.icacheStallCycles         142346168                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu3.fetch.Insts                     336897254                       # Number of instructions fetch has processed
+system.cpu3.fetch.Branches                   75872804                       # Number of branches that fetch encountered
+system.cpu3.fetch.predictedBranches          45926704                       # Number of branches that fetch has predicted taken
+system.cpu3.fetch.Cycles                    198396992                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu3.fetch.SquashCycles                7651750                       # Number of cycles fetch has spent squashing
+system.cpu3.fetch.TlbCycles                   1405577                       # Number of cycles fetch has spent waiting for tlb
+system.cpu3.fetch.MiscStallCycles                5653                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu3.fetch.PendingDrainCycles             1383                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu3.fetch.PendingTrapStallCycles      2613876                       # Number of stall cycles due to pending traps
+system.cpu3.fetch.PendingQuiesceStallCycles        96442                       # Number of stall cycles due to pending quiesce instructions
+system.cpu3.fetch.IcacheWaitRetryStallCycles         3584                       # Number of stall cycles due to full MSHR
+system.cpu3.fetch.CacheLines                 53899852                       # Number of cache lines fetched
+system.cpu3.fetch.IcacheSquashes              2112674                       # Number of outstanding Icache misses that were squashed
+system.cpu3.fetch.ItlbSquashes                  22747                       # Number of outstanding ITLB misses that were squashed
+system.cpu3.fetch.rateDist::samples         348695424                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::mean             1.129497                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::stdev            2.376512                       # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::0               272076000     77.14%     77.14% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::1                10117728      2.87%     80.01% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::2                10161980      2.88%     82.89% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::3                 7427862      2.11%     85.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::4                15229127      4.32%     89.31% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::5                 5034181      1.43%     90.74% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::6                 5424859      1.54%     92.28% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::7                 4755580      1.35%     93.63% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::8                22479552      6.37%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::0               266239908     76.35%     76.35% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::1                10306563      2.96%     79.31% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::2                10284239      2.95%     82.26% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::3                 7691718      2.21%     84.46% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::4                15615273      4.48%     88.94% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::5                 5057857      1.45%     90.39% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::6                 5501918      1.58%     91.97% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::7                 4845338      1.39%     93.36% # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.rateDist::8                23152610      6.64%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::total           352706869                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.branchRate                 0.201943                       # Number of branch fetches per cycle
-system.cpu3.fetch.rate                       0.895551                       # Number of inst fetches per cycle
-system.cpu3.decode.IdleCycles               114206040                       # Number of cycles decode is idle
-system.cpu3.decode.BlockedCycles            168667111                       # Number of cycles decode is blocked
-system.cpu3.decode.RunCycles                 59684206                       # Number of cycles decode is running
-system.cpu3.decode.UnblockCycles              7159093                       # Number of cycles decode is unblocking
-system.cpu3.decode.SquashCycles               2988451                       # Number of cycles decode is squashing
-system.cpu3.decode.BranchResolved            11027683                       # Number of times decode resolved a branch
-system.cpu3.decode.BranchMispred               801920                       # Number of times decode detected a branch misprediction
-system.cpu3.decode.DecodedInsts             358900429                       # Number of instructions handled by decode
-system.cpu3.decode.SquashedInsts              2465138                       # Number of squashed instructions handled by decode
-system.cpu3.rename.SquashCycles               2988451                       # Number of cycles rename is squashing
-system.cpu3.rename.IdleCycles               118341583                       # Number of cycles rename is idle
-system.cpu3.rename.BlockCycles               14120881                       # Number of cycles rename is blocking
-system.cpu3.rename.serializeStallCycles     134077735                       # count of cycles rename stalled for serializing inst
-system.cpu3.rename.RunCycles                 62618980                       # Number of cycles rename is running
-system.cpu3.rename.UnblockCycles             20557172                       # Number of cycles rename is unblocking
-system.cpu3.rename.RenamedInsts             350288919                       # Number of instructions processed by rename
-system.cpu3.rename.ROBFullEvents                64776                       # Number of times rename has blocked due to ROB full
-system.cpu3.rename.IQFullEvents               1233598                       # Number of times rename has blocked due to IQ full
-system.cpu3.rename.LQFullEvents                933453                       # Number of times rename has blocked due to LQ full
-system.cpu3.rename.SQFullEvents              10294556                       # Number of times rename has blocked due to SQ full
-system.cpu3.rename.FullRegisterEvents            2108                       # Number of times there has been no free registers
-system.cpu3.rename.RenamedOperands          333834444                       # Number of destination operands rename has renamed
-system.cpu3.rename.RenameLookups            533414830                       # Number of register rename lookups that rename has made
-system.cpu3.rename.int_rename_lookups       412704173                       # Number of integer rename lookups
-system.cpu3.rename.fp_rename_lookups           534789                       # Number of floating rename lookups
-system.cpu3.rename.CommittedMaps            279088781                       # Number of HB maps that are committed
-system.cpu3.rename.UndoneMaps                54745658                       # Number of HB maps that are undone due to squashing
-system.cpu3.rename.serializingInsts           7872437                       # count of serializing insts renamed
-system.cpu3.rename.tempSerializingInsts       6763416                       # count of temporary serializing insts renamed
-system.cpu3.rename.skidInsts                 39440187                       # count of insts added to the skid buffer
-system.cpu3.memDep0.insertedLoads            56882383                       # Number of loads inserted to the mem dependence unit.
-system.cpu3.memDep0.insertedStores           47659648                       # Number of stores inserted to the mem dependence unit.
-system.cpu3.memDep0.conflictingLoads          7390317                       # Number of conflicting loads.
-system.cpu3.memDep0.conflictingStores         8048428                       # Number of conflicting stores.
-system.cpu3.iq.iqInstsAdded                 332440192                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu3.iq.iqNonSpecInstsAdded            7866599                       # Number of non-speculative instructions added to the IQ
-system.cpu3.iq.iqInstsIssued                331640119                       # Number of instructions issued
-system.cpu3.iq.iqSquashedInstsIssued           487315                       # Number of squashed instructions issued
-system.cpu3.iq.iqSquashedInstsExamined       46360769                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu3.iq.iqSquashedOperandsExamined     29124307                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu3.iq.iqSquashedNonSpecRemoved        191271                       # Number of squashed non-spec instructions that were removed
-system.cpu3.iq.issued_per_cycle::samples    352706869                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::mean        0.940271                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::stdev       1.666990                       # Number of insts issued each cycle
+system.cpu3.fetch.rateDist::total           348695424                       # Number of instructions fetched each cycle (Total)
+system.cpu3.fetch.branchRate                 0.209688                       # Number of branch fetches per cycle
+system.cpu3.fetch.rate                       0.931076                       # Number of inst fetches per cycle
+system.cpu3.decode.IdleCycles               116362710                       # Number of cycles decode is idle
+system.cpu3.decode.BlockedCycles            160827903                       # Number of cycles decode is blocked
+system.cpu3.decode.RunCycles                 61169614                       # Number of cycles decode is running
+system.cpu3.decode.UnblockCycles              7306733                       # Number of cycles decode is unblocking
+system.cpu3.decode.SquashCycles               3026861                       # Number of cycles decode is squashing
+system.cpu3.decode.BranchResolved            11256055                       # Number of times decode resolved a branch
+system.cpu3.decode.BranchMispred               810097                       # Number of times decode detected a branch misprediction
+system.cpu3.decode.DecodedInsts             368055040                       # Number of instructions handled by decode
+system.cpu3.decode.SquashedInsts              2493002                       # Number of squashed instructions handled by decode
+system.cpu3.rename.SquashCycles               3026861                       # Number of cycles rename is squashing
+system.cpu3.rename.IdleCycles               120564311                       # Number of cycles rename is idle
+system.cpu3.rename.BlockCycles               11200780                       # Number of cycles rename is blocking
+system.cpu3.rename.serializeStallCycles     131699731                       # count of cycles rename stalled for serializing inst
+system.cpu3.rename.RunCycles                 64193761                       # Number of cycles rename is running
+system.cpu3.rename.UnblockCycles             18008282                       # Number of cycles rename is unblocking
+system.cpu3.rename.RenamedInsts             359339338                       # Number of instructions processed by rename
+system.cpu3.rename.ROBFullEvents                52499                       # Number of times rename has blocked due to ROB full
+system.cpu3.rename.IQFullEvents                958756                       # Number of times rename has blocked due to IQ full
+system.cpu3.rename.LQFullEvents                756701                       # Number of times rename has blocked due to LQ full
+system.cpu3.rename.SQFullEvents               7766170                       # Number of times rename has blocked due to SQ full
+system.cpu3.rename.FullRegisterEvents            2268                       # Number of times there has been no free registers
+system.cpu3.rename.RenamedOperands          342255199                       # Number of destination operands rename has renamed
+system.cpu3.rename.RenameLookups            547447054                       # Number of register rename lookups that rename has made
+system.cpu3.rename.int_rename_lookups       423264500                       # Number of integer rename lookups
+system.cpu3.rename.fp_rename_lookups           516863                       # Number of floating rename lookups
+system.cpu3.rename.CommittedMaps            287051688                       # Number of HB maps that are committed
+system.cpu3.rename.UndoneMaps                55203506                       # Number of HB maps that are undone due to squashing
+system.cpu3.rename.serializingInsts           8135865                       # count of serializing insts renamed
+system.cpu3.rename.tempSerializingInsts       7007620                       # count of temporary serializing insts renamed
+system.cpu3.rename.skidInsts                 40276067                       # count of insts added to the skid buffer
+system.cpu3.memDep0.insertedLoads            57867192                       # Number of loads inserted to the mem dependence unit.
+system.cpu3.memDep0.insertedStores           49204017                       # Number of stores inserted to the mem dependence unit.
+system.cpu3.memDep0.conflictingLoads          7450996                       # Number of conflicting loads.
+system.cpu3.memDep0.conflictingStores         7967631                       # Number of conflicting stores.
+system.cpu3.iq.iqInstsAdded                 341094082                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu3.iq.iqNonSpecInstsAdded            8138044                       # Number of non-speculative instructions added to the IQ
+system.cpu3.iq.iqInstsIssued                340373041                       # Number of instructions issued
+system.cpu3.iq.iqSquashedInstsIssued           493634                       # Number of squashed instructions issued
+system.cpu3.iq.iqSquashedInstsExamined       46733837                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu3.iq.iqSquashedOperandsExamined     29214718                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu3.iq.iqSquashedNonSpecRemoved        196934                       # Number of squashed non-spec instructions that were removed
+system.cpu3.iq.issued_per_cycle::samples    348695424                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::mean        0.976133                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::stdev       1.690131                       # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::0          224298657     63.59%     63.59% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::1           52689618     14.94%     78.53% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::2           24223023      6.87%     85.40% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::3           17391351      4.93%     90.33% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::4           12809979      3.63%     93.96% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::5            9108183      2.58%     96.54% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::6            6180606      1.75%     98.30% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::7            3577681      1.01%     99.31% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::8            2427771      0.69%    100.00% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::0          216968703     62.22%     62.22% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::1           54146545     15.53%     77.75% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::2           24769246      7.10%     84.85% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::3           17826986      5.11%     89.97% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::4           13092392      3.75%     93.72% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::5            9312814      2.67%     96.39% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::6            6328109      1.81%     98.21% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::7            3700278      1.06%     99.27% # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::8            2550351      0.73%    100.00% # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::total      352706869                       # Number of insts issued each cycle
+system.cpu3.iq.issued_per_cycle::total      348695424                       # Number of insts issued each cycle
 system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntAlu                1672825     25.77%     25.77% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntMult                 16469      0.25%     26.02% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntDiv                   1475      0.02%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatMult                   0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMult                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShift                   0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     26.05% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemRead               2639879     40.67%     66.72% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemWrite              2160482     33.28%    100.00% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntAlu                1713777     25.74%     25.74% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntMult                 17699      0.27%     26.00% # attempts to use FU when none available
+system.cpu3.iq.fu_full::IntDiv                   1135      0.02%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatMult                   0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMult                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdShift                   0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     26.02% # attempts to use FU when none available
+system.cpu3.iq.fu_full::MemRead               2657686     39.92%     65.94% # attempts to use FU when none available
+system.cpu3.iq.fu_full::MemWrite              2267999     34.06%    100.00% # attempts to use FU when none available
 system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu3.iq.FU_type_0::No_OpClass               27      0.00%      0.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntAlu            224723694     67.76%     67.76% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntMult              782210      0.24%     68.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntDiv                40081      0.01%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatAdd                289      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.01% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMisc         42689      0.01%     68.02% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.02% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.02% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.02% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemRead            60119649     18.13%     86.15% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemWrite           45931480     13.85%    100.00% # Type of FU issued
+system.cpu3.iq.FU_type_0::No_OpClass                4      0.00%      0.00% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntAlu            231084475     67.89%     67.89% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntMult              790161      0.23%     68.12% # Type of FU issued
+system.cpu3.iq.FU_type_0::IntDiv                39649      0.01%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatAdd                230      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAdd                   2      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdAlu                   1      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.14% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMisc         44022      0.01%     68.15% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     68.15% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.15% # Type of FU issued
+system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.15% # Type of FU issued
+system.cpu3.iq.FU_type_0::MemRead            60938583     17.90%     86.05% # Type of FU issued
+system.cpu3.iq.FU_type_0::MemWrite           47475914     13.95%    100.00% # Type of FU issued
 system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::total             331640119                       # Type of FU issued
-system.cpu3.iq.rate                          0.902685                       # Inst issue rate
-system.cpu3.iq.fu_busy_cnt                    6491130                       # FU busy when requested
-system.cpu3.iq.fu_busy_rate                  0.019573                       # FU busy rate (busy events/executed inst)
-system.cpu3.iq.int_inst_queue_reads        1022298212                       # Number of integer instruction queue reads
-system.cpu3.iq.int_inst_queue_writes        386704326                       # Number of integer instruction queue writes
-system.cpu3.iq.int_inst_queue_wakeup_accesses    319186755                       # Number of integer instruction queue wakeup accesses
-system.cpu3.iq.fp_inst_queue_reads             667340                       # Number of floating instruction queue reads
-system.cpu3.iq.fp_inst_queue_writes            341320                       # Number of floating instruction queue writes
-system.cpu3.iq.fp_inst_queue_wakeup_accesses       298656                       # Number of floating instruction queue wakeup accesses
-system.cpu3.iq.int_alu_accesses             337775175                       # Number of integer alu accesses
-system.cpu3.iq.fp_alu_accesses                 356047                       # Number of floating point alu accesses
-system.cpu3.iew.lsq.thread0.forwLoads         2654997                       # Number of loads that had data forwarded from stores
+system.cpu3.iq.FU_type_0::total             340373041                       # Type of FU issued
+system.cpu3.iq.rate                          0.940682                       # Inst issue rate
+system.cpu3.iq.fu_busy_cnt                    6658296                       # FU busy when requested
+system.cpu3.iq.fu_busy_rate                  0.019562                       # FU busy rate (busy events/executed inst)
+system.cpu3.iq.int_inst_queue_reads        1035940060                       # Number of integer instruction queue reads
+system.cpu3.iq.int_inst_queue_writes        396014860                       # Number of integer instruction queue writes
+system.cpu3.iq.int_inst_queue_wakeup_accesses    328005954                       # Number of integer instruction queue wakeup accesses
+system.cpu3.iq.fp_inst_queue_reads             653376                       # Number of floating instruction queue reads
+system.cpu3.iq.fp_inst_queue_writes            333988                       # Number of floating instruction queue writes
+system.cpu3.iq.fp_inst_queue_wakeup_accesses       291600                       # Number of floating instruction queue wakeup accesses
+system.cpu3.iq.int_alu_accesses             346682688                       # Number of integer alu accesses
+system.cpu3.iq.fp_alu_accesses                 348645                       # Number of floating point alu accesses
+system.cpu3.iew.lsq.thread0.forwLoads         2712348                       # Number of loads that had data forwarded from stores
 system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu3.iew.lsq.thread0.squashedLoads      9481961                       # Number of loads squashed
-system.cpu3.iew.lsq.thread0.ignoredResponses        11664                       # Number of memory responses ignored because the instruction is squashed
-system.cpu3.iew.lsq.thread0.memOrderViolation       384451                       # Number of memory ordering violations
-system.cpu3.iew.lsq.thread0.squashedStores      4830568                       # Number of stores squashed
+system.cpu3.iew.lsq.thread0.squashedLoads      9520955                       # Number of loads squashed
+system.cpu3.iew.lsq.thread0.ignoredResponses        12048                       # Number of memory responses ignored because the instruction is squashed
+system.cpu3.iew.lsq.thread0.memOrderViolation       389231                       # Number of memory ordering violations
+system.cpu3.iew.lsq.thread0.squashedStores      4853610                       # Number of stores squashed
 system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu3.iew.lsq.thread0.rescheduledLoads      2150262                       # Number of loads that were rescheduled
-system.cpu3.iew.lsq.thread0.cacheBlocked      4167936                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu3.iew.lsq.thread0.rescheduledLoads      2139160                       # Number of loads that were rescheduled
+system.cpu3.iew.lsq.thread0.cacheBlocked      4030631                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu3.iew.iewSquashCycles               2988451                       # Number of cycles IEW is squashing
-system.cpu3.iew.iewBlockCycles                8896535                       # Number of cycles IEW is blocking
-system.cpu3.iew.iewUnblockCycles              3943315                       # Number of cycles IEW is unblocking
-system.cpu3.iew.iewDispatchedInsts          340388861                       # Number of instructions dispatched to IQ
-system.cpu3.iew.iewDispSquashedInsts          1005407                       # Number of squashed instructions skipped by dispatch
-system.cpu3.iew.iewDispLoadInsts             56882383                       # Number of dispatched load instructions
-system.cpu3.iew.iewDispStoreInsts            47659648                       # Number of dispatched store instructions
-system.cpu3.iew.iewDispNonSpecInsts           6617026                       # Number of dispatched non-speculative instructions
-system.cpu3.iew.iewIQFullEvents                121260                       # Number of times the IQ has become full, causing a stall
-system.cpu3.iew.iewLSQFullEvents              3776054                       # Number of times the LSQ has become full, causing a stall
-system.cpu3.iew.memOrderViolationEvents        384451                       # Number of memory order violations
-system.cpu3.iew.predictedTakenIncorrect       1420846                       # Number of branches that were predicted taken incorrectly
-system.cpu3.iew.predictedNotTakenIncorrect      1561965                       # Number of branches that were predicted not taken incorrectly
-system.cpu3.iew.branchMispredicts             2982811                       # Number of branch mispredicts detected at execute
-system.cpu3.iew.iewExecutedInsts            327664673                       # Number of executed instructions
-system.cpu3.iew.iewExecLoadInsts             58849807                       # Number of load instructions executed
-system.cpu3.iew.iewExecSquashedInsts          3477335                       # Number of squashed instructions skipped in execute
+system.cpu3.iew.iewSquashCycles               3026861                       # Number of cycles IEW is squashing
+system.cpu3.iew.iewBlockCycles                7711218                       # Number of cycles IEW is blocking
+system.cpu3.iew.iewUnblockCycles              2621141                       # Number of cycles IEW is unblocking
+system.cpu3.iew.iewDispatchedInsts          349315178                       # Number of instructions dispatched to IQ
+system.cpu3.iew.iewDispSquashedInsts          1020364                       # Number of squashed instructions skipped by dispatch
+system.cpu3.iew.iewDispLoadInsts             57867192                       # Number of dispatched load instructions
+system.cpu3.iew.iewDispStoreInsts            49204017                       # Number of dispatched store instructions
+system.cpu3.iew.iewDispNonSpecInsts           6861602                       # Number of dispatched non-speculative instructions
+system.cpu3.iew.iewIQFullEvents                115452                       # Number of times the IQ has become full, causing a stall
+system.cpu3.iew.iewLSQFullEvents              2462398                       # Number of times the LSQ has become full, causing a stall
+system.cpu3.iew.memOrderViolationEvents        389231                       # Number of memory order violations
+system.cpu3.iew.predictedTakenIncorrect       1435072                       # Number of branches that were predicted taken incorrectly
+system.cpu3.iew.predictedNotTakenIncorrect      1591104                       # Number of branches that were predicted not taken incorrectly
+system.cpu3.iew.branchMispredicts             3026176                       # Number of branch mispredicts detected at execute
+system.cpu3.iew.iewExecutedInsts            336329886                       # Number of executed instructions
+system.cpu3.iew.iewExecLoadInsts             59659129                       # Number of load instructions executed
+system.cpu3.iew.iewExecSquashedInsts          3533928                       # Number of squashed instructions skipped in execute
 system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu3.iew.exec_nop                        82070                       # number of nop insts executed
-system.cpu3.iew.exec_refs                   104185879                       # number of memory reference insts executed
-system.cpu3.iew.exec_branches                60732264                       # Number of branches executed
-system.cpu3.iew.exec_stores                  45336072                       # Number of stores executed
-system.cpu3.iew.exec_rate                    0.891864                       # Inst execution rate
-system.cpu3.iew.wb_sent                     320275931                       # cumulative count of insts sent to commit
-system.cpu3.iew.wb_count                    319485411                       # cumulative count of insts written-back
-system.cpu3.iew.wb_producers                157730975                       # num instructions producing a value
-system.cpu3.iew.wb_consumers                273958307                       # num instructions consuming a value
-system.cpu3.iew.wb_rate                      0.869601                       # insts written-back per cycle
-system.cpu3.iew.wb_fanout                    0.575748                       # average fanout of values written-back
-system.cpu3.commit.commitSquashedInsts       46394137                       # The number of squashed insts skipped by commit
-system.cpu3.commit.commitNonSpecStalls        7675328                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu3.commit.branchMispredicts          2556293                       # The number of times a branch was mispredicted
-system.cpu3.commit.committed_per_cycle::samples    344852948                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::mean     0.852381                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::stdev     1.849144                       # Number of insts commited each cycle
+system.cpu3.iew.exec_nop                        83052                       # number of nop insts executed
+system.cpu3.iew.exec_refs                   106526406                       # number of memory reference insts executed
+system.cpu3.iew.exec_branches                62299744                       # Number of branches executed
+system.cpu3.iew.exec_stores                  46867277                       # Number of stores executed
+system.cpu3.iew.exec_rate                    0.929508                       # Inst execution rate
+system.cpu3.iew.wb_sent                     329094434                       # cumulative count of insts sent to commit
+system.cpu3.iew.wb_count                    328297554                       # cumulative count of insts written-back
+system.cpu3.iew.wb_producers                161959018                       # num instructions producing a value
+system.cpu3.iew.wb_consumers                281119845                       # num instructions consuming a value
+system.cpu3.iew.wb_rate                      0.907309                       # insts written-back per cycle
+system.cpu3.iew.wb_fanout                    0.576121                       # average fanout of values written-back
+system.cpu3.commit.commitSquashedInsts       46762853                       # The number of squashed insts skipped by commit
+system.cpu3.commit.commitNonSpecStalls        7941110                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu3.commit.branchMispredicts          2588965                       # The number of times a branch was mispredicted
+system.cpu3.commit.committed_per_cycle::samples    340775286                       # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::mean     0.887677                       # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::stdev     1.879536                       # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::0    238109143     69.05%     69.05% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::1     51559449     14.95%     84.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::2     18667514      5.41%     89.41% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::3      8519895      2.47%     91.88% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::4      6096374      1.77%     93.65% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::5      3704494      1.07%     94.72% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::6      3440464      1.00%     95.72% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::7      2103815      0.61%     96.33% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::8     12651800      3.67%    100.00% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::0    231011602     67.79%     67.79% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::1     53095779     15.58%     83.37% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::2     18991936      5.57%     88.94% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::3      8794245      2.58%     91.52% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::4      6362030      1.87%     93.39% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::5      3754940      1.10%     94.49% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::6      3557662      1.04%     95.54% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::7      2189630      0.64%     96.18% # Number of insts commited each cycle
+system.cpu3.commit.committed_per_cycle::8     13017462      3.82%    100.00% # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::total    344852948                       # Number of insts commited each cycle
-system.cpu3.commit.committedInsts           250222532                       # Number of instructions committed
-system.cpu3.commit.committedOps             293946017                       # Number of ops (including micro ops) committed
+system.cpu3.commit.committed_per_cycle::total    340775286                       # Number of insts commited each cycle
+system.cpu3.commit.committedInsts           257394207                       # Number of instructions committed
+system.cpu3.commit.committedOps             302498284                       # Number of ops (including micro ops) committed
 system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu3.commit.refs                      90229501                       # Number of memory references committed
-system.cpu3.commit.loads                     47400421                       # Number of loads committed
-system.cpu3.commit.membars                    1979442                       # Number of memory barriers committed
-system.cpu3.commit.branches                  55926403                       # Number of branches committed
-system.cpu3.commit.fp_insts                    287180                       # Number of committed floating point instructions.
-system.cpu3.commit.int_insts                270155076                       # Number of committed integer instructions.
-system.cpu3.commit.function_calls             7460078                       # Number of function calls committed.
+system.cpu3.commit.refs                      92696643                       # Number of memory references committed
+system.cpu3.commit.loads                     48346236                       # Number of loads committed
+system.cpu3.commit.membars                    2024611                       # Number of memory barriers committed
+system.cpu3.commit.branches                  57446863                       # Number of branches committed
+system.cpu3.commit.fp_insts                    280508                       # Number of committed floating point instructions.
+system.cpu3.commit.int_insts                277937546                       # Number of committed integer instructions.
+system.cpu3.commit.function_calls             7603985                       # Number of function calls committed.
 system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntAlu       203036725     69.07%     69.07% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntMult         612324      0.21%     69.28% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntDiv           30368      0.01%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatMult            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMult             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShift            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     69.29% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMisc        37099      0.01%     69.30% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     69.30% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.30% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.30% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemRead       47400421     16.13%     85.43% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemWrite      42829080     14.57%    100.00% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntAlu       209109353     69.13%     69.13% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntMult         624464      0.21%     69.33% # Class of committed instruction
+system.cpu3.commit.op_class_0::IntDiv           29794      0.01%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatMult            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMult             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdShift            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     69.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMisc        38030      0.01%     69.36% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     69.36% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.36% # Class of committed instruction
+system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.36% # Class of committed instruction
+system.cpu3.commit.op_class_0::MemRead       48346236     15.98%     85.34% # Class of committed instruction
+system.cpu3.commit.op_class_0::MemWrite      44350407     14.66%    100.00% # Class of committed instruction
 system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::total        293946017                       # Class of committed instruction
-system.cpu3.commit.bw_lim_events             12651800                       # number cycles where commit BW limit reached
-system.cpu3.rob.rob_reads                   670506126                       # The number of ROB reads
-system.cpu3.rob.rob_writes                  688548433                       # The number of ROB writes
-system.cpu3.timesIdled                        2399435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu3.idleCycles                       14686241                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu3.quiesceCycles                 98624955783                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu3.committedInsts                  250222532                       # Number of Instructions Simulated
-system.cpu3.committedOps                    293946017                       # Number of Ops (including micro ops) Simulated
-system.cpu3.cpi                              1.468265                       # CPI: Cycles Per Instruction
-system.cpu3.cpi_total                        1.468265                       # CPI: Total CPI of All Threads
-system.cpu3.ipc                              0.681076                       # IPC: Instructions Per Cycle
-system.cpu3.ipc_total                        0.681076                       # IPC: Total IPC of All Threads
-system.cpu3.int_regfile_reads               385596565                       # number of integer regfile reads
-system.cpu3.int_regfile_writes              228796101                       # number of integer regfile writes
-system.cpu3.fp_regfile_reads                   580685                       # number of floating regfile reads
-system.cpu3.fp_regfile_writes                  358952                       # number of floating regfile writes
-system.cpu3.cc_regfile_reads                 69302556                       # number of cc regfile reads
-system.cpu3.cc_regfile_writes                69940425                       # number of cc regfile writes
-system.cpu3.misc_regfile_reads              654940348                       # number of misc regfile reads
-system.cpu3.misc_regfile_writes               7733963                       # number of misc regfile writes
-system.iobus.trans_dist::ReadReq                40259                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40259                       # Transaction distribution
+system.cpu3.commit.op_class_0::total        302498284                       # Class of committed instruction
+system.cpu3.commit.bw_lim_events             13017462                       # number cycles where commit BW limit reached
+system.cpu3.rob.rob_reads                   674966133                       # The number of ROB reads
+system.cpu3.rob.rob_writes                  706454494                       # The number of ROB writes
+system.cpu3.timesIdled                        2436524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu3.idleCycles                       13141096                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu3.quiesceCycles                 98718347024                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu3.committedInsts                  257394207                       # Number of Instructions Simulated
+system.cpu3.committedOps                    302498284                       # Number of Ops (including micro ops) Simulated
+system.cpu3.cpi                              1.405768                       # CPI: Cycles Per Instruction
+system.cpu3.cpi_total                        1.405768                       # CPI: Total CPI of All Threads
+system.cpu3.ipc                              0.711355                       # IPC: Instructions Per Cycle
+system.cpu3.ipc_total                        0.711355                       # IPC: Total IPC of All Threads
+system.cpu3.int_regfile_reads               395796018                       # number of integer regfile reads
+system.cpu3.int_regfile_writes              234887439                       # number of integer regfile writes
+system.cpu3.fp_regfile_reads                   565351                       # number of floating regfile reads
+system.cpu3.fp_regfile_writes                  361110                       # number of floating regfile writes
+system.cpu3.cc_regfile_reads                 71210349                       # number of cc regfile reads
+system.cpu3.cc_regfile_writes                71874336                       # number of cc regfile writes
+system.cpu3.misc_regfile_reads              658260097                       # number of misc regfile reads
+system.cpu3.misc_regfile_writes               8003769                       # number of misc regfile writes
+system.iobus.trans_dist::ReadReq                40273                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40273                       # Transaction distribution
 system.iobus.trans_dist::WriteReq              136539                       # Transaction distribution
 system.iobus.trans_dist::WriteResp             136539                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47694                       # Packet count per connected master and slave (bytes)
@@ -2227,11 +2208,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29548                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       122576                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230940                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       230940                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230968                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       230968                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353596                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353624                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47714                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
@@ -2246,91 +2227,93 @@ system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17558                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       155706                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334192                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7334192                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334304                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7334304                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7491984                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             28447500                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7492096                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             13621500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                 5500                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                 6000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy                82500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy                18500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                 9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy                10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy                 9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer13.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
+system.iobus.reqLayer13.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer15.occupancy                9500                       # Layer occupancy (ticks)
+system.iobus.reqLayer15.occupancy               11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer16.occupancy                5000                       # Layer occupancy (ticks)
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer17.occupancy               11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            12315500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            11667500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            21455000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            21479000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           262449133                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           236022564                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            54866000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            41037000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy            76206000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy            70810000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115457                       # number of replacements
-system.iocache.tags.tagsinuse               10.420631                       # Cycle average of tags in use
+system.iocache.tags.replacements               115466                       # number of replacements
+system.iocache.tags.tagsinuse               10.425431                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115473                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115482                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         13089104998009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     5.909087                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     4.511544                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.369318                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.281971                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.651289                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         13087288267509                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.544657                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     6.880774                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.221541                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.430048                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.651589                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1039587                       # Number of tag accesses
-system.iocache.tags.data_accesses             1039587                       # Number of data accesses
+system.iocache.tags.tag_accesses              1039713                       # Number of tag accesses
+system.iocache.tags.data_accesses             1039713                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8806                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8843                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8820                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8857                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106664                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106664                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115470                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115510                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115484                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115524                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115470                       # number of overall misses
-system.iocache.overall_misses::total           115510                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide   1073978422                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1073978422                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   6143621711                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   6143621711                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   7217600133                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   7217600133                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   7217600133                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   7217600133                       # number of overall miss cycles
+system.iocache.overall_misses::realview.ide       115484                       # number of overall misses
+system.iocache.overall_misses::total           115524                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ide   1088192723                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1088192723                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   5155830841                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   5155830841                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   6244023564                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   6244023564                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   6244023564                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   6244023564                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8806                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8843                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8820                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8857                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115470                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115510                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115484                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115524                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115470                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115510                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115484                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115524                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -2344,830 +2327,838 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 121959.848058                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 121449.555807                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 57597.893488                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 57597.893488                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 62506.279839                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 62484.634516                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 62506.279839                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 62484.634516                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         21262                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::realview.ide 123377.859751                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 122862.450378                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 48337.122562                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 48337.122562                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 54068.300059                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 54049.578997                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 54068.300059                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 54049.578997                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         22542                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 2148                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 2372                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.898510                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.503373                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks          106631                       # number of writebacks
 system.iocache.writebacks::total               106631                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::realview.ide         5707                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         5707                       # number of ReadReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::realview.ide        48856                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total        48856                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::realview.ide        54563                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        54563                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::realview.ide        54563                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        54563                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide    788628422                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total    788628422                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   3698645601                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   3698645601                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   4487274023                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   4487274023                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   4487274023                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   4487274023                       # number of overall MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_rate::realview.ide     0.648081                       # mshr miss rate for ReadReq accesses
-system.iocache.ReadReq_mshr_miss_rate::total     0.645369                       # mshr miss rate for ReadReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.458036                       # mshr miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::total     0.458036                       # mshr miss rate for WriteLineReq accesses
-system.iocache.demand_mshr_miss_rate::realview.ide     0.472530                       # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total     0.472366                       # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::realview.ide     0.472530                       # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total     0.472366                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 138186.161206                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 138186.161206                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75705.043413                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75705.043413                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 82240.236479                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 82240.236479                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 82240.236479                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 82240.236479                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1158394                       # number of replacements
-system.l2c.tags.tagsinuse                65318.411237                       # Cycle average of tags in use
-system.l2c.tags.total_refs                   47534578                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1221500                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    38.914923                       # Average number of references to valid blocks.
+system.iocache.ReadReq_mshr_misses::realview.ide         5693                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         5693                       # number of ReadReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::realview.ide        43488                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total        43488                       # number of WriteLineReq MSHR misses
+system.iocache.demand_mshr_misses::realview.ide        49181                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        49181                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ide        49181                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        49181                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ide    803542723                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total    803542723                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2978631735                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2978631735                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   3782174458                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   3782174458                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   3782174458                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   3782174458                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::realview.ide     0.645465                       # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total     0.642768                       # mshr miss rate for ReadReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::realview.ide     0.407710                       # mshr miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::total     0.407710                       # mshr miss rate for WriteLineReq accesses
+system.iocache.demand_mshr_miss_rate::realview.ide     0.425869                       # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total     0.425721                       # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::realview.ide     0.425869                       # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total     0.425721                       # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 141145.744423                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 141145.744423                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68493.187431                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68493.187431                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 76903.162969                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 76903.162969                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 76903.162969                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 76903.162969                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1175380                       # number of replacements
+system.l2c.tags.tagsinuse                65273.508044                       # Cycle average of tags in use
+system.l2c.tags.total_refs                   47870421                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1238537                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    38.650780                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                395986000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   36632.144769                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker   146.246189                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   202.168712                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4157.667973                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     8742.110148                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker    28.831722                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker    47.900932                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      347.749800                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     2205.430231                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.dtb.walker    32.408854                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.itb.walker    51.307546                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst     1406.712197                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data     3461.981272                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.dtb.walker    83.334747                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.itb.walker   114.561611                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst     2502.338392                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data     5155.516141                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.558962                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002232                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.003085                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.063441                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.133394                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000440                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.000731                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.005306                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.033652                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000495                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.itb.walker     0.000783                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.021465                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.052826                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.dtb.walker     0.001272                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.itb.walker     0.001748                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.038183                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.078667                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.996680                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023          263                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        62843                       # Occupied blocks per task id
+system.l2c.tags.occ_blocks::writebacks   36522.594911                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   124.677817                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   187.809125                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     3696.971873                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data    11236.224149                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker    38.223238                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker    48.365437                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      755.794708                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     1969.239780                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.dtb.walker    46.667563                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.itb.walker    65.236270                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.inst     2038.056565                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.data     2946.228048                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.dtb.walker   100.667016                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.itb.walker   147.723446                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.inst     1700.524086                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu3.data     3648.504014                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.557291                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001902                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.002866                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.056411                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.171451                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000583                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.000738                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.011533                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.030048                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000712                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.itb.walker     0.000995                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.inst       0.031098                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.data       0.044956                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.dtb.walker     0.001536                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.itb.walker     0.002254                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.inst       0.025948                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu3.data       0.055672                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.995995                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023          287                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        62870                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          261                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          560                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2808                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         5049                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        54318                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.004013                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.958908                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                420535401                       # Number of tag accesses
-system.l2c.tags.data_accesses               420535401                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker       157367                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker       107004                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker        58638                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker        43521                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.dtb.walker       153028                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.itb.walker        59170                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu3.dtb.walker       293557                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu3.itb.walker       105792                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                 978077                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks      7502187                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         7502187                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks     15831215                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total        15831215                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data            3881                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            1299                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu2.data            1589                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu3.data            2641                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                9410                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data             1                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu3.data             2                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                 3                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           649967                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data           198078                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu2.data           263559                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu3.data           467871                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total              1579475                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst       5543628                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst       1660025                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst       3849796                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst       4687305                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total          15740754                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data      2482832                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       800663                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data      1056956                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data      1884656                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          6225107                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       284770                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data        92927                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu2.data       125862                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu3.data       228099                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           731658                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker        157367                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker        107004                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst             5543628                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data             3132799                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker         58638                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker         43521                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst             1660025                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              998741                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.dtb.walker        153028                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.itb.walker         59170                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst             3849796                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data             1320515                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.dtb.walker        293557                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.itb.walker        105792                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst             4687305                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data             2352527                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                24523413                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker       157367                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker       107004                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst            5543628                       # number of overall hits
-system.l2c.overall_hits::cpu0.data            3132799                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker        58638                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker        43521                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst            1660025                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             998741                       # number of overall hits
-system.l2c.overall_hits::cpu2.dtb.walker       153028                       # number of overall hits
-system.l2c.overall_hits::cpu2.itb.walker        59170                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst            3849796                       # number of overall hits
-system.l2c.overall_hits::cpu2.data            1320515                       # number of overall hits
-system.l2c.overall_hits::cpu3.dtb.walker       293557                       # number of overall hits
-system.l2c.overall_hits::cpu3.itb.walker       105792                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst            4687305                       # number of overall hits
-system.l2c.overall_hits::cpu3.data            2352527                       # number of overall hits
-system.l2c.overall_hits::total               24523413                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker         1282                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker         1345                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker          415                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.itb.walker          397                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu2.dtb.walker          538                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu2.itb.walker          468                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu3.dtb.walker         1108                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu3.itb.walker          841                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                 6394                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data         14017                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          4542                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data          5830                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu3.data          9491                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             33880                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
+system.l2c.tags.age_task_id_blocks_1023::4          286                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          593                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2786                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5258                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        54088                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.004379                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.959320                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                423637613                       # Number of tag accesses
+system.l2c.tags.data_accesses               423637613                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker       159297                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker       109140                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker        56643                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker        41295                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.dtb.walker       150644                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.itb.walker        54876                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.dtb.walker       293874                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu3.itb.walker       106132                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                 971901                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks      7599024                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         7599024                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks     15901483                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total        15901483                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data            3853                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            1208                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu2.data            1642                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu3.data            2766                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                9469                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu3.data             7                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total                 7                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           625488                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data           194424                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu2.data           285300                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu3.data           482871                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total              1588083                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst       5469517                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst       1702019                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu2.inst       3878850                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu3.inst       4759689                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total          15810075                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data      2595400                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       783526                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu2.data      1060877                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu3.data      1883928                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          6323731                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       285445                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data        91319                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu2.data       128483                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu3.data       227060                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           732307                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker        159297                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker        109140                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst             5469517                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data             3220888                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker         56643                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker         41295                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst             1702019                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              977950                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.dtb.walker        150644                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.itb.walker         54876                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst             3878850                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data             1346177                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.dtb.walker        293874                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.itb.walker        106132                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.inst             4759689                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu3.data             2366799                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                24693790                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker       159297                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker       109140                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst            5469517                       # number of overall hits
+system.l2c.overall_hits::cpu0.data            3220888                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker        56643                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker        41295                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst            1702019                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             977950                       # number of overall hits
+system.l2c.overall_hits::cpu2.dtb.walker       150644                       # number of overall hits
+system.l2c.overall_hits::cpu2.itb.walker        54876                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst            3878850                       # number of overall hits
+system.l2c.overall_hits::cpu2.data            1346177                       # number of overall hits
+system.l2c.overall_hits::cpu3.dtb.walker       293874                       # number of overall hits
+system.l2c.overall_hits::cpu3.itb.walker       106132                       # number of overall hits
+system.l2c.overall_hits::cpu3.inst            4759689                       # number of overall hits
+system.l2c.overall_hits::cpu3.data            2366799                       # number of overall hits
+system.l2c.overall_hits::total               24693790                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker         1313                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker         1455                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker          354                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker          372                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.dtb.walker          551                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.itb.walker          482                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.dtb.walker         1178                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu3.itb.walker         1007                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                 6712                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data         14153                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          4545                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu2.data          5812                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu3.data          9860                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             34370                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu3.data            2                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         184099                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          48751                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data          63154                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data         102986                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             398990                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        37224                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst         7050                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst        22844                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst        26326                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           93444                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       109519                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data        29398                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data        41529                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data        79372                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         259818                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       392674                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data        19578                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu2.data        26462                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu3.data        54327                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         493041                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         1282                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         1345                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             37224                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            293618                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker          415                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker          397                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              7050                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             78149                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.dtb.walker          538                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.itb.walker          468                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst             22844                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data            104683                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.dtb.walker         1108                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.itb.walker          841                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst             26326                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data            182358                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                758646                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         1282                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         1345                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            37224                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           293618                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker          415                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker          397                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             7050                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            78149                       # number of overall misses
-system.l2c.overall_misses::cpu2.dtb.walker          538                       # number of overall misses
-system.l2c.overall_misses::cpu2.itb.walker          468                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst            22844                       # number of overall misses
-system.l2c.overall_misses::cpu2.data           104683                       # number of overall misses
-system.l2c.overall_misses::cpu3.dtb.walker         1108                       # number of overall misses
-system.l2c.overall_misses::cpu3.itb.walker          841                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst            26326                       # number of overall misses
-system.l2c.overall_misses::cpu3.data           182358                       # number of overall misses
-system.l2c.overall_misses::total               758646                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker     56208500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.itb.walker     55753500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu2.dtb.walker     72904000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu2.itb.walker     62985000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu3.dtb.walker    151670000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu3.itb.walker    115932500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total      515453500                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data    179896500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu2.data    234675000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu3.data    400123500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total    814695000                       # number of UpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   6374133500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data   8353928000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu3.data  15150955500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  29879017000                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    923051000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst   3058997000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu3.inst   3584977500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   7567025500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data   3921909000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data   5597904500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu3.data  11199567500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  20719381000                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu2.data       701500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu3.data      3195500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total      3897000                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker     56208500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker     55753500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    923051000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  10296042500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.dtb.walker     72904000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.itb.walker     62985000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst   3058997000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data  13951832500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.dtb.walker    151670000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.itb.walker    115932500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.inst   3584977500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.data  26350523000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     58680877000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker     56208500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker     55753500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    923051000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  10296042500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.dtb.walker     72904000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.itb.walker     62985000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst   3058997000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data  13951832500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.dtb.walker    151670000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.itb.walker    115932500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.inst   3584977500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.data  26350523000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    58680877000                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker       158649                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker       108349                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker        59053                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker        43918                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.dtb.walker       153566                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.itb.walker        59638                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu3.dtb.walker       294665                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu3.itb.walker       106633                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total             984471                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks      7502187                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      7502187                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks     15831215                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total     15831215                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        17898                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         5841                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data         7419                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu3.data        12132                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           43290                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total             5                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       834066                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       246829                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data       326713                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data       570857                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total          1978465                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst      5580852                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst      1667075                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst      3872640                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst      4713631                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total      15834198                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      2592351                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       830061                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data      1098485                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data      1964028                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      6484925                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       677444                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       112505                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu2.data       152324                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu3.data       282426                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total      1224699                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker       158649                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker       108349                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst         5580852                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         3426417                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker        59053                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker        43918                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst         1667075                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data         1076890                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.dtb.walker       153566                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.itb.walker        59638                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst         3872640                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data         1425198                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.dtb.walker       294665                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.itb.walker       106633                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst         4713631                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data         2534885                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total            25282059                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker       158649                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker       108349                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst        5580852                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        3426417                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker        59053                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker        43918                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst        1667075                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data        1076890                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.dtb.walker       153566                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.itb.walker        59638                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst        3872640                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data        1425198                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.dtb.walker       294665                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.itb.walker       106633                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst        4713631                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data        2534885                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total           25282059                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.008081                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.012414                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.007028                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.009040                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.003503                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu2.itb.walker     0.007847                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu3.dtb.walker     0.003760                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu3.itb.walker     0.007887                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.006495                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.783160                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.777607                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data     0.785820                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu3.data     0.782311                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.782629                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu3.data     0.333333                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.400000                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.220725                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.197509                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data     0.193301                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data     0.180406                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.201666                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.006670                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.004229                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.005899                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.005585                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.005901                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.042247                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.035417                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.037806                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.040413                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.040065                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.579641                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.174019                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu2.data     0.173722                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu3.data     0.192358                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.402581                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.008081                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.012414                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.006670                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.085692                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.007028                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.009040                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.004229                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.072569                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.dtb.walker     0.003503                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.itb.walker     0.007847                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.005899                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.073452                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.dtb.walker     0.003760                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.itb.walker     0.007887                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.005585                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.071939                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.030007                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.008081                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.012414                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.006670                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.085692                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.007028                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.009040                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.004229                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.072569                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.dtb.walker     0.003503                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.itb.walker     0.007847                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.005899                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.073452                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.dtb.walker     0.003760                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.itb.walker     0.007887                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.005585                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.071939                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.030007                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 135442.168675                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 140437.027708                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 135509.293680                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 134583.333333                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 136886.281588                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu3.itb.walker 137850.772889                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 80615.186112                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 39607.331572                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 40253.001715                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 42158.202508                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 24046.487603                       # average UpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 130748.774384                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 132278.683852                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu3.data 147116.651778                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 74886.631244                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 130929.219858                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 133908.115917                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 136176.308592                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 80979.254955                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 133407.340635                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 134795.070914                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 141102.246384                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 79745.748947                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu2.data    26.509712                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu3.data    58.819740                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total     7.904008                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 135442.168675                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 140437.027708                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 130929.219858                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 131748.870747                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 135509.293680                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.itb.walker 134583.333333                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 133908.115917                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 133276.964741                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 136886.281588                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.itb.walker 137850.772889                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.inst 136176.308592                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.data 144498.859386                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 77349.484476                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 135442.168675                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 140437.027708                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 130929.219858                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 131748.870747                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 135509.293680                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.itb.walker 134583.333333                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 133908.115917                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 133276.964741                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 136886.281588                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.itb.walker 137850.772889                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.inst 136176.308592                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.data 144498.859386                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 77349.484476                       # average overall miss latency
+system.l2c.ReadExReq_misses::cpu0.data         180888                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          54057                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data          71223                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu3.data         110161                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             416329                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        36844                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         9475                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu2.inst        24151                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu3.inst        23862                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           94332                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       124446                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data        27482                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu2.data        38288                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu3.data        67055                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         257271                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       372881                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data        18780                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu2.data        30055                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu3.data        72227                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         493943                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         1313                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         1455                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             36844                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            305334                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker          354                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker          372                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              9475                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             81539                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.dtb.walker          551                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.itb.walker          482                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst             24151                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data            109511                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.dtb.walker         1178                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.itb.walker         1007                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.inst             23862                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu3.data            177216                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                774644                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         1313                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         1455                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            36844                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           305334                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker          354                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker          372                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             9475                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            81539                       # number of overall misses
+system.l2c.overall_misses::cpu2.dtb.walker          551                       # number of overall misses
+system.l2c.overall_misses::cpu2.itb.walker          482                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst            24151                       # number of overall misses
+system.l2c.overall_misses::cpu2.data           109511                       # number of overall misses
+system.l2c.overall_misses::cpu3.dtb.walker         1178                       # number of overall misses
+system.l2c.overall_misses::cpu3.itb.walker         1007                       # number of overall misses
+system.l2c.overall_misses::cpu3.inst            23862                       # number of overall misses
+system.l2c.overall_misses::cpu3.data           177216                       # number of overall misses
+system.l2c.overall_misses::total               774644                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker     29933500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker     31234500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.dtb.walker     47589000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.itb.walker     42741500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.dtb.walker    105379000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu3.itb.walker     89346000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total      346223500                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data     65601500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu2.data     87028000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu3.data    149955000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    302584500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu3.data        82000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total        82000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   4443541000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu2.data   5842034000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu3.data  10954737500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  21240312500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    779339500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu2.inst   2046900000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu3.inst   2057848500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   4884088000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data   2310202000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu2.data   3245734000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu3.data   6006240500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  11562176500                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu2.data       317500                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu3.data       926000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total      1243500                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker     29933500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker     31234500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    779339500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   6753743000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.dtb.walker     47589000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.itb.walker     42741500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.inst   2046900000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.data   9087768000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.dtb.walker    105379000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.itb.walker     89346000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.inst   2057848500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu3.data  16960978000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     38032800500                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker     29933500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker     31234500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    779339500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   6753743000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.dtb.walker     47589000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.itb.walker     42741500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.inst   2046900000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.data   9087768000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.dtb.walker    105379000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.itb.walker     89346000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.inst   2057848500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu3.data  16960978000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    38032800500                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker       160610                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker       110595                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker        56997                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker        41667                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.dtb.walker       151195                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.itb.walker        55358                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.dtb.walker       295052                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu3.itb.walker       107139                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total             978613                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks      7599024                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      7599024                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks     15901483                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total     15901483                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        18006                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         5753                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu2.data         7454                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu3.data        12626                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           43839                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu3.data            9                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total             9                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       806376                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       248481                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data       356523                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu3.data       593032                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total          2004412                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst      5506361                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst      1711494                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu2.inst      3903001                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu3.inst      4783551                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total      15904407                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      2719846                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       811008                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu2.data      1099165                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu3.data      1950983                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      6581002                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       658326                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       110099                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu2.data       158538                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu3.data       299287                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total      1226250                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker       160610                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker       110595                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst         5506361                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         3526222                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker        56997                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker        41667                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst         1711494                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data         1059489                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.dtb.walker       151195                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.itb.walker        55358                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst         3903001                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data         1455688                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.dtb.walker       295052                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.itb.walker       107139                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.inst         4783551                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu3.data         2544015                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total            25468434                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker       160610                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker       110595                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst        5506361                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        3526222                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker        56997                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker        41667                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst        1711494                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data        1059489                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.dtb.walker       151195                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.itb.walker        55358                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst        3903001                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data        1455688                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.dtb.walker       295052                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.itb.walker       107139                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.inst        4783551                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu3.data        2544015                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total           25468434                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.008175                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.013156                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.006211                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.008928                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.003644                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.itb.walker     0.008707                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.dtb.walker     0.003993                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu3.itb.walker     0.009399                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.006859                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.786016                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.790023                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu2.data     0.779716                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu3.data     0.780928                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.784005                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu3.data     0.222222                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.222222                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.224322                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.217550                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data     0.199771                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu3.data     0.185759                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.207706                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.006691                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.005536                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.006188                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.004988                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.005931                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.045755                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.033886                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.034834                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.034370                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.039093                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.566408                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.170574                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu2.data     0.189576                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu3.data     0.241330                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.402808                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.008175                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.013156                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.006691                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.086590                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.006211                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.008928                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.005536                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.076961                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.dtb.walker     0.003644                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.itb.walker     0.008707                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.006188                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.075230                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.dtb.walker     0.003993                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.itb.walker     0.009399                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.inst       0.004988                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu3.data       0.069660                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.030416                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.008175                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.013156                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.006691                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.086590                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.006211                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.008928                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.005536                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.076961                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.dtb.walker     0.003644                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.itb.walker     0.008707                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.006188                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.075230                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.dtb.walker     0.003993                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.itb.walker     0.009399                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.inst      0.004988                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu3.data      0.069660                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.030416                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 84557.909605                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 83963.709677                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 86368.421053                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 88675.311203                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.dtb.walker 89455.857385                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu3.itb.walker 88724.925521                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 51582.762217                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 14433.773377                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 14973.847213                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu3.data 15208.417850                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  8803.738726                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu3.data        41000                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        41000                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82201.028544                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu2.data 82024.542634                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu3.data 99442.974374                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 51018.095064                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82252.189974                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 84754.254482                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 86239.564999                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 51775.516262                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84062.368095                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 84771.573339                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 89571.851465                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 44941.623813                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu2.data    10.563966                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu3.data    12.820690                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total     2.517497                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 84557.909605                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 83963.709677                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82252.189974                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 82828.376605                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 86368.421053                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.itb.walker 88675.311203                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.inst 84754.254482                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.data 82984.978678                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.dtb.walker 89455.857385                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.itb.walker 88724.925521                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.inst 86239.564999                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu3.data 95707.938335                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 49097.134297                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 84557.909605                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 83963.709677                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82252.189974                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 82828.376605                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 86368.421053                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.itb.walker 88675.311203                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.inst 84754.254482                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.data 82984.978678                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.dtb.walker 89455.857385                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.itb.walker 88724.925521                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.inst 86239.564999                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu3.data 95707.938335                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 49097.134297                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks              963697                       # number of writebacks
-system.l2c.writebacks::total                   963697                       # number of writebacks
-system.l2c.ReadReq_mshr_hits::cpu3.dtb.walker            2                       # number of ReadReq MSHR hits
+system.l2c.writebacks::writebacks              983000                       # number of writebacks
+system.l2c.writebacks::total                   983000                       # number of writebacks
 system.l2c.ReadReq_mshr_hits::cpu3.itb.walker           11                       # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_hits::total                13                       # number of ReadReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu2.data            4                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu3.data            3                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu2.data              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu3.dtb.walker            2                       # number of demand (read+write) MSHR hits
+system.l2c.ReadReq_mshr_hits::total                11                       # number of ReadReq MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            1                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu2.data            2                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu3.data            2                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu2.inst              1                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu2.data              2                       # number of demand (read+write) MSHR hits
 system.l2c.demand_mshr_hits::cpu3.itb.walker           11                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu3.data              3                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 20                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu2.data             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu3.dtb.walker            2                       # number of overall MSHR hits
+system.l2c.demand_mshr_hits::cpu3.data              2                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                 16                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu2.inst             1                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu2.data             2                       # number of overall MSHR hits
 system.l2c.overall_mshr_hits::cpu3.itb.walker           11                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu3.data             3                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                20                       # number of overall MSHR hits
-system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker          415                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.itb.walker          397                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker          538                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu2.itb.walker          468                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker         1106                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu3.itb.walker          830                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total            3754                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         4542                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu2.data         5830                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu3.data         9491                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        19863                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        48751                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data        63154                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu3.data       102986                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        214891                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         7050                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst        22844                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu3.inst        26326                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        56220                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data        29398                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data        41525                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu3.data        79369                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       150292                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data        19578                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu2.data        26462                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu3.data        54327                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       100367                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker          415                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker          397                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         7050                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        78149                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.dtb.walker          538                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.itb.walker          468                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst        22844                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data       104679                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.dtb.walker         1106                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.itb.walker          830                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.inst        26326                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.data       182355                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           425157                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker          415                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker          397                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         7050                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        78149                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.dtb.walker          538                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.itb.walker          468                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst        22844                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data       104679                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.dtb.walker         1106                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.itb.walker          830                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.inst        26326                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.data       182355                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          425157                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         6276                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu2.data         6461                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu3.data         6522                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        19259                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         5881                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu2.data         5970                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu3.data         6236                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        18087                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        12157                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu2.data        12431                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu3.data        12758                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        37346                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker     52058500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker     51783500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker     67524000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker     58305000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker    140343503                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu3.itb.walker    106366503                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total    476381006                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    308533000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data    396416000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data    645421500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   1350370500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data        68500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total        68500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   5886623500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   7722386503                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu3.data  14120764814                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  27729774817                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    852551000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst   2830553008                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst   3321678588                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   7004782596                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   3627879599                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data   5182253070                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data  10405514708                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  19215647377                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   1325214500                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu2.data   1812241000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu3.data   3731463500                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total   6868919000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker     52058500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker     51783500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    852551000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   9514503099                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker     67524000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.itb.walker     58305000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst   2830553008                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data  12904639573                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker    140343503                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.itb.walker    106366503                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.inst   3321678588                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.data  24526279522                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  54426585796                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker     52058500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker     51783500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    852551000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   9514503099                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker     67524000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.itb.walker     58305000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst   2830553008                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data  12904639573                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker    140343503                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.itb.walker    106366503                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.inst   3321678588                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.data  24526279522                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  54426585796                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   1166018500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data   1172239500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data   1141338500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   3479596500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   1166018500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu2.data   1172239500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu3.data   1141338500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   3479596500                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.007028                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.009040                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.003503                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.007847                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.003753                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu3.itb.walker     0.007784                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.777607                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.785820                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data     0.782311                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.458836                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.197509                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.193301                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu3.data     0.180406                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.108615                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.004229                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.005899                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.005585                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.003551                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.035417                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.037802                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.040411                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.023176                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.174019                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu2.data     0.173722                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu3.data     0.192358                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.081952                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.007028                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.009040                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.004229                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.072569                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.003503                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.itb.walker     0.007847                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.005899                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.073449                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker     0.003753                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.itb.walker     0.007784                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.inst     0.005585                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.data     0.071938                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.016817                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.007028                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.009040                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.004229                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.072569                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.003503                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.itb.walker     0.007847                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.005899                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.073449                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker     0.003753                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.itb.walker     0.007784                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.inst     0.005585                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.data     0.071938                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.016817                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 125442.168675                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 130437.027708                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 125509.293680                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 124583.333333                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 126892.859855                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker 128152.413253                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 126899.575386                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67928.885953                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 67995.883362                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 68003.529660                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 67984.216886                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        68500                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        68500                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 120748.774384                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 122278.660148                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 137113.440798                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 129041.117669                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 120929.219858                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 123907.941166                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 126174.830510                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 124595.919530                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 123405.660215                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 124798.388200                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 131103.008832                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 127855.423955                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 67688.962100                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu2.data 68484.657244                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu3.data 68685.248587                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 68438.022458                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 125442.168675                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 130437.027708                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 120929.219858                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 121748.238608                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 125509.293680                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 124583.333333                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 123907.941166                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 123278.208361                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 126892.859855                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.itb.walker 128152.413253                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 126174.830510                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.data 134497.433698                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 128015.264469                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 125442.168675                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 130437.027708                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 120929.219858                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 121748.238608                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 125509.293680                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 124583.333333                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 123907.941166                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 123278.208361                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 126892.859855                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.itb.walker 128152.413253                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 126174.830510                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.data 134497.433698                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 128015.264469                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 185790.073295                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 181433.137285                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 174998.236737                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 180673.788878                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 95913.342107                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 94299.694313                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 89460.612949                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 93171.865796                       # average overall mshr uncacheable latency
+system.l2c.overall_mshr_hits::cpu3.data             2                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                16                       # number of overall MSHR hits
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker          354                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.itb.walker          372                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker          551                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.itb.walker          482                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.dtb.walker         1178                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu3.itb.walker          996                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total            3933                       # number of ReadReq MSHR misses
+system.l2c.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         4545                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu2.data         5812                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu3.data         9860                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        20217                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu3.data            2                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        54057                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu2.data        71223                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu3.data       110161                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        235441                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         9475                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu2.inst        24150                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu3.inst        23862                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        57487                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data        27482                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu2.data        38286                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu3.data        67053                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       132821                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data        18780                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu2.data        30055                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu3.data        72227                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       121062                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker          354                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker          372                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         9475                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        81539                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.dtb.walker          551                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.itb.walker          482                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.inst        24150                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.data       109509                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.dtb.walker         1178                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.itb.walker          996                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.inst        23862                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu3.data       177214                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           429682                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker          354                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker          372                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         9475                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        81539                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.dtb.walker          551                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.itb.walker          482                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.inst        24150                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.data       109509                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.dtb.walker         1178                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.itb.walker          996                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.inst        23862                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu3.data       177214                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          429682                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         4882                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu2.data         4749                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu3.data         4953                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        14584                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         4421                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu2.data         4248                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu3.data         4892                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        13561                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         9303                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu2.data         8997                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu3.data         9845                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        28145                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker     26393500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker     27514500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker     42079000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker     37921500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.dtb.walker     93598501                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu3.itb.walker     78350001                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total    305857002                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     85951500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data    110477500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data    187271500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    383700500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu3.data        91500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total        91500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   3902971000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   5129804000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu3.data   9853122510                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  18885897510                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    684589500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst   1805331500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst   1819221514                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   4309142514                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data   2035376511                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data   2862781005                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data   5335557553                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  10233715069                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data    351710500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu2.data    584849000                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu3.data   1463832250                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total   2400391750                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker     26393500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker     27514500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    684589500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data   5938347511                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker     42079000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.itb.walker     37921500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.inst   1805331500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.data   7992585005                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.dtb.walker     93598501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.itb.walker     78350001                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.inst   1819221514                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu3.data  15188680063                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  33734612095                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker     26393500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker     27514500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    684589500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data   5938347511                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker     42079000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.itb.walker     37921500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.inst   1805331500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.data   7992585005                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.dtb.walker     93598501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.itb.walker     78350001                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.inst   1819221514                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu3.data  15188680063                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  33734612095                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    834447000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data    789828000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu3.data    841649000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   2465924000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    834447000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu2.data    789828000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu3.data    841649000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   2465924000                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.006211                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.008928                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.003644                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.008707                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.dtb.walker     0.003993                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu3.itb.walker     0.009296                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.004019                       # mshr miss rate for ReadReq accesses
+system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
+system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.790023                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.779716                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data     0.780928                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.461165                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.217550                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.199771                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu3.data     0.185759                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.117461                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005536                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.006188                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.004988                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.033886                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.034832                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.034369                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.020182                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.170574                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu2.data     0.189576                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu3.data     0.241330                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.098725                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.006211                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.008928                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.005536                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.076961                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.003644                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.itb.walker     0.008707                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.inst     0.006188                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.data     0.075228                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.dtb.walker     0.003993                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.itb.walker     0.009296                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.inst     0.004988                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu3.data     0.069659                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.016871                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.006211                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.008928                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.005536                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.076961                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.003644                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.itb.walker     0.008707                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.inst     0.006188                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.data     0.075228                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.dtb.walker     0.003993                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.itb.walker     0.009296                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.inst     0.004988                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu3.data     0.069659                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.016871                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 77766.845156                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18911.221122                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 19008.516862                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 18993.052738                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 18979.101746                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        45750                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        45750                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72201.028544                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 72024.542634                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 89442.929077                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 80214.990210                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72252.189974                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 74754.927536                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 76239.272232                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 74958.556091                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74062.168365                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74773.572716                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 79572.242152                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 77048.923506                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 18727.928647                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu2.data 19459.291299                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu3.data 20267.105791                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 19827.788654                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72252.189974                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72828.309288                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 74754.927536                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.data 72985.645061                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 76239.272232                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu3.data 85708.127253                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 78510.647630                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 74557.909605                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 73963.709677                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72252.189974                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72828.309288                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 76368.421053                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 78675.311203                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 74754.927536                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.data 72985.645061                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.dtb.walker 79455.433786                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.itb.walker 78664.659639                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 76239.272232                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu3.data 85708.127253                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 78510.647630                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 170923.187218                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 166314.592546                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu3.data 169927.114880                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 169084.201865                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 89696.549500                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 87787.929310                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu3.data 85489.994921                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 87614.993782                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       2708332                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      1355057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         2739                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               76738                       # Transaction distribution
-system.membus.trans_dist::ReadResp             445217                       # Transaction distribution
+system.membus.trans_dist::ReadResp             443894                       # Transaction distribution
 system.membus.trans_dist::WriteReq              33648                       # Transaction distribution
 system.membus.trans_dist::WriteResp             33648                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1070328                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           202542                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            34555                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1089631                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           200219                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            35037                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp           14337                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            398389                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           398389                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        368479                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        599634                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp       450461                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp           14486                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            415725                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           415725                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        367156                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        600547                       # Transaction distribution
+system.membus.trans_dist::InvalidateResp       436040                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122576                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           61                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           58                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6760                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3699064                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      3828461                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       295887                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       295887                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                4124348                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3729876                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      3859270                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       302047                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       302047                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                4161317                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155706                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          196                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          132                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13520                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    110365024                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    110534446                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7279360                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7279360                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               117813806                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                             2019                       # Total snoops (count)
-system.membus.snoop_fanout::samples           2784335                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    112629920                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    112799278                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7328576                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7328576                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               120127854                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                             1179                       # Total snoops (count)
+system.membus.snoop_fanout::samples           2232317                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.015391                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.123101                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 2784335    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 2197960     98.46%     98.46% # Request fanout histogram
+system.membus.snoop_fanout::1                   34357      1.54%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             2784335                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            62370000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             2232317                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            46873500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy                1000                       # Layer occupancy (ticks)
-system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             1751500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             1706000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          3098674718                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          3219472355                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         2309468641                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         2319703830                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           28779324                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           28713899                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -3221,61 +3212,61 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     51706899                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests     26184435                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         3148                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           2316                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         2316                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests     52099554                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests     26383185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         3169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           2082                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         2082                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq            1482882                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp          23802645                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadReq            1490866                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp          23977004                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             33648                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            33648                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      7959053                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean     15833779                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2295611                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           43290                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          43295                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq          1978465                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp         1978465                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq      15834389                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      6490632                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq      1273555                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp      1224699                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     47588616                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     29285291                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       809621                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1728313                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              79411841                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   2026923028                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1022015642                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2929800                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      6124520                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total             3057992990                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         1664727                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples         38155391                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.016407                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.127033                       # Request fanout histogram
+system.toL2Bus.trans_dist::WritebackDirty      8032732                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean     15904025                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2315696                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           43839                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq             9                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp          43848                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq          2004412                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp         2004412                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq      15904657                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      6582020                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq      1233125                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp      1226250                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     47799339                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     29657154                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       806902                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1734280                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              79997675                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   2035912148                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1036024666                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2901928                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      6114504                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total             3080953246                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1497196                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples         38183781                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.016504                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.127404                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0               37529389     98.36%     98.36% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 626002      1.64%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0               37553594     98.35%     98.35% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 630187      1.65%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total           38155391                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy        30930822494                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total           38183781                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy        31295495912                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           835176                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           884168                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy       15386050433                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy       15602902016                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        7871932216                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        7909503562                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy         287489224                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy         285711732                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy         705270825                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy         709709811                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-o3/stats.txt
index ad76c447e..d85138b4f 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-o3/stats.txt
@@ -1,158 +1,155 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 51.284902                       # Number of seconds simulated
-sim_ticks                                51284901790000                       # Number of ticks simulated
-final_tick                               51284901790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 51.317219                       # Number of seconds simulated
+sim_ticks                                51317219225000                       # Number of ticks simulated
+final_tick                               51317219225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 166610                       # Simulator instruction rate (inst/s)
-host_op_rate                                   195762                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             9559915430                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 696216                       # Number of bytes of host memory used
-host_seconds                                  5364.58                       # Real time elapsed on the host
-sim_insts                                   893791087                       # Number of instructions simulated
-sim_ops                                    1050181412                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 190793                       # Simulator instruction rate (inst/s)
+host_op_rate                                   224183                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            10734613908                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 694152                       # Number of bytes of host memory used
+host_seconds                                  4780.54                       # Real time elapsed on the host
+sim_insts                                   912094204                       # Number of instructions simulated
+sim_ops                                    1071714405                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker       151616                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker       131392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          3547392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         26803872                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker       164672                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker       152640                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          3783872                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data         26210856                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        417152                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             61363464                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      3547392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      3783872                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         7331264                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     79575360                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu0.data             4                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu1.data         20576                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          79595940                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         2369                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         2053                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             55428                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            418819                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         2573                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         2385                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             59123                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            409549                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6518                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                958817                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1243365                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu0.data                1                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu1.data             2572                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1245938                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          2956                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          2562                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               69170                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              522646                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          3211                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          2976                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               73781                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              511083                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             8134                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1196521                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          69170                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          73781                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             142952                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1551633                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data                  0                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu1.data                401                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1552035                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1551633                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         2956                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         2562                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              69170                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             522647                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         3211                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         2976                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              73781                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             511484                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            8134                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2748556                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        958817                       # Number of read requests accepted
-system.physmem.writeReqs                      1245938                       # Number of write requests accepted
-system.physmem.readBursts                      958817                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1245938                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 61319744                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     44544                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  79596352                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  61363464                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               79595940                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      696                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    2241                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bytes_read::cpu0.dtb.walker       178240                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker       158592                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          3667840                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         28126168                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       173888                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       153280                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          3614336                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data         28857840                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        428992                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             65359176                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      3667840                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      3614336                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         7282176                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     83655232                       # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data         20580                       # Number of bytes written to this memory
+system.physmem.bytes_written::total          83675812                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         2785                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         2478                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             57310                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            439479                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         2717                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         2395                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             56474                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            450909                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6703                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total               1021250                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1307113                       # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data             2573                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total              1309686                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          3473                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          3090                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               71474                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              548084                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          3388                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          2987                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               70431                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              562342                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             8360                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1273631                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          71474                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          70431                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             141905                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1630159                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data                401                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                1630560                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1630159                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         3473                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         3090                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              71474                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             548485                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         3388                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         2987                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              70431                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             562342                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            8360                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2904191                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                       1021250                       # Number of read requests accepted
+system.physmem.writeReqs                      1309686                       # Number of write requests accepted
+system.physmem.readBursts                     1021250                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                    1309686                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 65325376                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                     34624                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                  83676352                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  65359176                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               83675812                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      541                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    2238                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               56014                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               61765                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               56852                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               54266                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               57300                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               65586                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               58254                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               56988                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               55394                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               83577                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              57993                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              64464                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              57098                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              62288                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              55335                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              54947                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               75753                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               78600                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               75987                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               76409                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               77268                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               81844                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               76609                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               77405                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               75535                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               81820                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              76863                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              81595                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              75866                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              80975                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              75599                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              75565                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               59538                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               65186                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               59192                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               61503                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               61968                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               71297                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               63621                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               62505                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               57971                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               85989                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              63150                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              64998                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              58754                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              64690                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              59967                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              60380                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               78521                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               82873                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               79926                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               82832                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               82609                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               88110                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               81518                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               82656                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               78895                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               84228                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              80757                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              83094                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              78112                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              83897                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              79365                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              80050                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          53                       # Number of times write queue was full causing retry
-system.physmem.totGap                    51284900546000                       # Total gap between requests
+system.physmem.numWrRetry                         115                       # Number of times write queue was full causing retry
+system.physmem.totGap                    51317218019000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      13                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       2                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  958802                       # Read request sizes (log2)
+system.physmem.readPktSize::6                 1021235                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      1                       # Write request sizes (log2)
 system.physmem.writePktSize::3                   2572                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1243365                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    542154                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    273293                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     94311                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     42898                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       714                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                       582                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                       526                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      1098                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                       760                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                       325                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                      373                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      195                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      181                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      140                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                      128                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                      116                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                       98                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                       94                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                       75                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       55                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                1307113                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    561294                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                    302542                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                    104557                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                     46549                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                       783                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                       524                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                       668                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                       481                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      1322                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                       400                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                      431                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      194                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      183                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      154                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                      133                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                      127                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                      111                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                      101                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                       89                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                       61                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::20                        5                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
@@ -165,216 +162,216 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                       838                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                       784                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                       764                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                       756                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                       753                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                       751                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                       750                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                       745                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                       751                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                       748                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                      739                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                      752                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                      746                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                      739                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                      751                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    28439                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    34441                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    47858                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    53530                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    66664                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    70454                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    71905                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    72565                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    73989                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    82526                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    76278                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    89703                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    76639                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    77053                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    82881                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    72033                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    70668                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    68023                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     3437                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                     1522                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                     1218                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                     1012                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      948                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      876                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      707                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      656                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      623                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      489                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      417                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      405                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      387                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      344                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      322                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      296                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      238                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      267                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      265                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      254                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      198                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      261                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      193                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      162                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      187                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                      145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                      203                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      216                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                      128                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                      139                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       555731                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      253.568320                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     151.645025                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     292.798773                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         244526     44.00%     44.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       138101     24.85%     68.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        53162      9.57%     78.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        26648      4.80%     83.21% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        19957      3.59%     86.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767        11140      2.00%     88.81% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895        10224      1.84%     90.65% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         6833      1.23%     91.88% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        45140      8.12%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         555731                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         64596                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        14.832281                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev       53.413760                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           64590     99.99%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023            2      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           64596                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         64596                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        19.253406                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.362319                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        8.482686                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-7               110      0.17%      0.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-15               65      0.10%      0.27% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-23           55177     85.42%     85.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-31            6740     10.43%     96.12% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-39             705      1.09%     97.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-47             447      0.69%     97.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-55             541      0.84%     98.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-63             101      0.16%     98.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-71             328      0.51%     99.41% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-79             148      0.23%     99.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-87             164      0.25%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-95               5      0.01%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-103              2      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-111             3      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-119             7      0.01%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::120-127             4      0.01%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-135            17      0.03%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-143             2      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-151            16      0.02%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::152-159             6      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-167             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-183             2      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::184-191             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::192-199             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-215             2      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::328-335             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           64596                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    25254361125                       # Total ticks spent queuing
-system.physmem.totMemAccLat               43219129875                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   4790605000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       26358.22                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::0                       795                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                       750                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                       741                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                       734                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                       733                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                       728                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                       723                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                       724                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                       731                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                       730                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                      722                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                      728                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                      728                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                      725                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                      724                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                    21632                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    29719                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    41729                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    50195                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    67312                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    74771                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    78166                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    83727                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    87147                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    84488                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    87764                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    90437                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    82620                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    80818                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    81373                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    72156                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    70724                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    67158                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                     4349                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                     3302                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                     2629                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                     2261                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                     2214                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                     2078                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                     1799                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                     1706                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                     1735                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                     1630                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                     1549                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                     1568                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                     1262                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                     1286                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                     1289                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                     1127                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                     1072                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                     1105                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                     1011                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      993                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                     1046                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      913                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      967                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                     1108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      839                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                      828                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                      850                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                      858                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                      478                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                      348                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                      296                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       578062                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      257.760143                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     153.645909                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     296.380743                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         251223     43.46%     43.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255       144003     24.91%     68.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        55356      9.58%     77.95% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        27668      4.79%     82.73% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639        20975      3.63%     86.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767        11890      2.06%     88.42% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895        10828      1.87%     90.29% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         7399      1.28%     91.57% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        48720      8.43%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         578062                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         61477                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        16.602941                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev       65.801588                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-511           61469     99.99%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::512-1023            4      0.01%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total           61477                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         61477                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        21.267189                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.511196                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       23.879627                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-31            57149     92.96%     92.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-63            2185      3.55%     96.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-95            1043      1.70%     98.21% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-127            635      1.03%     99.24% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-159           196      0.32%     99.56% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-191           105      0.17%     99.73% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-223            30      0.05%     99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-255            57      0.09%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::256-287            29      0.05%     99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::288-319             5      0.01%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::320-351             5      0.01%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::352-383            11      0.02%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::384-415             7      0.01%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::416-447             1      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::448-479             2      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::480-511             4      0.01%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::512-543             2      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::576-607             3      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::608-639             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::640-671             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::736-767             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::864-895             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::896-927             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::960-991             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::992-1023            1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::1504-1535            1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           61477                       # Writes before turning the bus around for reads
+system.physmem.totQLat                    27580144715                       # Total ticks spent queuing
+system.physmem.totMemAccLat               46718438465                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   5103545000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       27020.58                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  45108.22                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.20                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.55                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.20                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.55                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  45770.58                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           1.27                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.63                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        1.27                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.63                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.21                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         9.83                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     736278                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    909804                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   76.85                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.15                       # Row buffer hit rate for writes
-system.physmem.avgGap                     23261042.86                       # Average gap between requests
-system.physmem.pageHitRate                      74.76                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 2087694000                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 1139118750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                3642795000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               4016790000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3349680278880                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1234735113780                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           29687838385500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             34283140175910                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.484113                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   49388248138285                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1712515480000                       # Time in different power states
+system.physmem.avgRdQLen                         1.11                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                         9.54                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     791160                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    958928                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   77.51                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  73.34                       # Row buffer hit rate for writes
+system.physmem.avgGap                     22015713.01                       # Average gap between requests
+system.physmem.pageHitRate                      75.17                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 2219328720                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                 1210943250                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                3937471200                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               4270611600                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3351790802880                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1232390071935                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           29709283194000                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             34305102423585                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              668.491159                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   49423935419086                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1713594480000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    184135332965                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    179688951414                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 2113632360                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 1153271625                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                3830509800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               4042340640                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3349680278880                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1240634967750                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           29682663075000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             34284118076055                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.503181                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   49379589334828                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1712515480000                       # Time in different power states
+system.physmem_1.actEnergy                 2150820000                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                 1173562500                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                4024012200                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               4201619040                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3351790802880                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1230344610120                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           29711077467000                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             34304762893740                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.484542                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   49426892036602                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1713594480000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    192796355672                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    176725372148                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.realview.nvmem.bytes_read::cpu0.inst         1088                       # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu0.inst          768                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
-system.realview.nvmem.bytes_read::cpu1.inst         1024                       # Number of bytes read from this memory
-system.realview.nvmem.bytes_read::total          2148                       # Number of bytes read from this memory
-system.realview.nvmem.bytes_inst_read::cpu0.inst         1088                       # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_inst_read::total         2112                       # Number of instructions bytes read from this memory
-system.realview.nvmem.num_reads::cpu0.inst           17                       # Number of read requests responded to by this memory
+system.realview.nvmem.bytes_read::cpu1.inst         1408                       # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total          2212                       # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu0.inst          768                       # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu1.inst         1408                       # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst           12                       # Number of read requests responded to by this memory
 system.realview.nvmem.num_reads::cpu0.data            5                       # Number of read requests responded to by this memory
-system.realview.nvmem.num_reads::cpu1.inst           16                       # Number of read requests responded to by this memory
-system.realview.nvmem.num_reads::total             38                       # Number of read requests responded to by this memory
-system.realview.nvmem.bw_read::cpu0.inst           21                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.num_reads::cpu1.inst           22                       # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total             39                       # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu0.inst           15                       # Total read bandwidth from this memory (bytes/s)
 system.realview.nvmem.bw_read::cpu0.data            1                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_read::cpu1.inst           20                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_read::total               42                       # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::cpu0.inst           21                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::cpu1.inst           20                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read::total           41                       # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total::cpu0.inst           21                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.inst           27                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total               43                       # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst           15                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu1.inst           27                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total           42                       # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst           15                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bw_total::cpu0.data            1                       # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bw_total::cpu1.inst           20                       # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bw_total::total              42                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.inst           27                       # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total              43                       # Total bandwidth to/from this memory (bytes/s)
 system.cf0.dma_read_full_pages                    122                       # Number of full page size DMA reads (not PRD).
 system.cf0.dma_read_bytes                      499712                       # Number of bytes transfered via DMA reads (not PRD).
 system.cf0.dma_read_txs                           122                       # Number of DMA read transactions (not PRD).
 system.cf0.dma_write_full_pages                  1666                       # Number of full page size DMA writes.
 system.cf0.dma_write_bytes                    6826496                       # Number of bytes transfered via DMA writes.
 system.cf0.dma_write_txs                         1669                       # Number of DMA write transactions.
-system.cpu0.branchPred.lookups              131701737                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted         88290011                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect          5749928                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups            88871773                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits               60662484                       # Number of BTB hits
+system.cpu0.branchPred.lookups              133997601                       # Number of BP lookups
+system.cpu0.branchPred.condPredicted         89911686                       # Number of conditional branches predicted
+system.cpu0.branchPred.condIncorrect          5854244                       # Number of conditional branches incorrect
+system.cpu0.branchPred.BTBLookups            89985465                       # Number of BTB lookups
+system.cpu0.branchPred.BTBHits               61739918                       # Number of BTB hits
 system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct            68.258438                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS               16943081                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect            189225                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups        4992924                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits           2589273                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses         2403651                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted       412581                       # Number of mispredicted indirect branches.
+system.cpu0.branchPred.BTBHitPct            68.610990                       # BTB Hit Percentage
+system.cpu0.branchPred.usedRAS               17379215                       # Number of times the RAS was used to get a target.
+system.cpu0.branchPred.RASInCorrect            192773                       # Number of incorrect RAS predictions.
+system.cpu0.branchPred.indirectLookups        4943112                       # Number of indirect predictor lookups.
+system.cpu0.branchPred.indirectHits           2622279                       # Number of indirect target hits.
+system.cpu0.branchPred.indirectMisses         2320833                       # Number of indirect misses.
+system.cpu0.branchPredindirectMispredicted       406549                       # Number of mispredicted indirect branches.
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -405,91 +402,93 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   895264                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               895264                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        17123                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        90441                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore       554296                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples       340968                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean  2750.470719                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev 16351.798354                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-65535       338087     99.16%     99.16% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::65536-131071         1498      0.44%     99.59% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::131072-196607          976      0.29%     99.88% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::196608-262143          136      0.04%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::262144-327679          169      0.05%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::327680-393215           22      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::393216-458751           39      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::458752-524287           36      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::524288-589823            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::589824-655359            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                   931838                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               931838                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        17645                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        95375                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore       582006                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples       349832                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::mean  2584.187553                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::stdev 14750.130751                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0-65535       347090     99.22%     99.22% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::65536-131071         1907      0.55%     99.76% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::131072-196607          488      0.14%     99.90% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::196608-262143          130      0.04%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::262144-327679          123      0.04%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::327680-393215           40      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::393216-458751           48      0.01%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::458752-524287            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walkWaitTime::655360-720895            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       340968                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples       416487                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 22961.536615                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 18398.217426                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev 19575.689133                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-65535       407358     97.81%     97.81% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-131071         6820      1.64%     99.45% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-196607         1636      0.39%     99.84% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-262143          111      0.03%     99.87% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-327679          329      0.08%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::327680-393215          154      0.04%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-458751           63      0.02%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::458752-524287            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::524288-589823            5      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total       416487                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples 342294024144                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.109470                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.721232                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0-3 341240531644     99.69%     99.69% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::4-7    582822500      0.17%     99.86% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::8-11    199579000      0.06%     99.92% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::12-15    117924500      0.03%     99.96% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::16-19     46760000      0.01%     99.97% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::20-23     24862000      0.01%     99.98% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::24-27     28899000      0.01%     99.98% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::28-31     44321000      0.01%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::32-35      7892500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::36-39       388000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::40-43        22500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::44-47        11000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::48-51        10500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total 342294024144                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        90442     84.08%     84.08% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        17123     15.92%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total       107565                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       895264                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkWaitTime::total       349832                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples       445532                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 23200.793658                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 19017.924437                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev 16422.337995                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-32767       338631     76.01%     76.01% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-65535        97435     21.87%     97.88% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-98303         7291      1.64%     99.51% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-131071         1212      0.27%     99.78% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-163839          239      0.05%     99.84% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::163840-196607          222      0.05%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::196608-229375          191      0.04%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::229376-262143          178      0.04%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::262144-294911           71      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::294912-327679           21      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::327680-360447           12      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::360448-393215           14      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::393216-425983            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::425984-458751            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::458752-491519            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total       445532                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples 361726794756                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     0.119484                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::stdev     0.718354                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0-3 360638415756     99.70%     99.70% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::4-7    594419500      0.16%     99.86% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::8-11    206814500      0.06%     99.92% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::12-15    128366500      0.04%     99.96% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::16-19     51460000      0.01%     99.97% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::20-23     27618000      0.01%     99.98% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::24-27     28344500      0.01%     99.99% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::28-31     44148500      0.01%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::32-35      6546000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::36-39       549000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::40-43        65000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::44-47        32000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::48-51        15500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total 361726794756                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        95376     84.39%     84.39% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        17645     15.61%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total       113021                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       931838                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       895264                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       107565                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       931838                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       113021                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       107565                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total      1002829                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       113021                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total      1044859                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                   104837372                       # DTB read hits
-system.cpu0.dtb.read_misses                    616098                       # DTB read misses
-system.cpu0.dtb.write_hits                   80671443                       # DTB write hits
-system.cpu0.dtb.write_misses                   279166                       # DTB write misses
-system.cpu0.dtb.flush_tlb                        1102                       # Number of times complete TLB was flushed
+system.cpu0.dtb.read_hits                   105631864                       # DTB read hits
+system.cpu0.dtb.read_misses                    640489                       # DTB read misses
+system.cpu0.dtb.write_hits                   81680668                       # DTB write hits
+system.cpu0.dtb.write_misses                   291349                       # DTB write misses
+system.cpu0.dtb.flush_tlb                        1081                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              21868                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                    546                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   55634                       # Number of entries that have been flushed from TLB
-system.cpu0.dtb.align_faults                      233                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  9003                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.flush_tlb_mva_asid              22090                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                    541                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   55450                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults                      172                       # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults                  9899                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                    56722                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses               105453470                       # DTB read accesses
-system.cpu0.dtb.write_accesses               80950609                       # DTB write accesses
+system.cpu0.dtb.perms_faults                    56099                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses               106272353                       # DTB read accesses
+system.cpu0.dtb.write_accesses               81972017                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        185508815                       # DTB hits
-system.cpu0.dtb.misses                         895264                       # DTB misses
-system.cpu0.dtb.accesses                    186404079                       # DTB accesses
+system.cpu0.dtb.hits                        187312532                       # DTB hits
+system.cpu0.dtb.misses                         931838                       # DTB misses
+system.cpu0.dtb.accesses                    188244370                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -519,838 +518,837 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                   102402                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong               102402                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walksLongTerminationLevel::Level2         3079                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksLongTerminationLevel::Level3        69849                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksSquashedBefore        14173                       # Table walks squashed before starting
-system.cpu0.itb.walker.walkWaitTime::samples        88229                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::mean  1559.917941                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::stdev 11109.318329                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0-32767        87313     98.96%     98.96% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::32768-65535          469      0.53%     99.49% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::65536-98303           83      0.09%     99.59% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::98304-131071          147      0.17%     99.75% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::131072-163839          141      0.16%     99.91% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::163840-196607           43      0.05%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::196608-229375           17      0.02%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::229376-262143            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::262144-294911            1      0.00%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::294912-327679            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::327680-360447            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::360448-393215            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::393216-425983            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        88229                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples        87101                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 28953.462073                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 24215.206372                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev 22576.849397                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-65535        85266     97.89%     97.89% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::65536-131071          483      0.55%     98.45% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-196607         1148      1.32%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::196608-262143           69      0.08%     99.85% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::262144-327679           97      0.11%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::327680-393215           24      0.03%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::393216-458751           11      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walks                   102509                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong               102509                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walksLongTerminationLevel::Level2         2958                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksLongTerminationLevel::Level3        69563                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksSquashedBefore        14385                       # Table walks squashed before starting
+system.cpu0.itb.walker.walkWaitTime::samples        88124                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::mean  1419.845899                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::stdev  9093.034945                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0-32767        87142     98.89%     98.89% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::32768-65535          616      0.70%     99.58% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::65536-98303          206      0.23%     99.82% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::98304-131071          105      0.12%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::131072-163839           24      0.03%     99.96% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::163840-196607           11      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::196608-229375            4      0.00%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::229376-262143            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::262144-294911            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::294912-327679            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::327680-360447            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        88124                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples        86906                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 28693.715048                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 24359.274514                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev 18506.887432                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-65535        84671     97.43%     97.43% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::65536-131071         1946      2.24%     99.67% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::131072-196607          187      0.22%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::196608-262143           65      0.07%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::262144-327679           20      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::327680-393215           13      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::393216-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
 system.cpu0.itb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total        87101                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples 630054255476                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::mean     0.901585                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::stdev     0.298241                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0    62069607016      9.85%      9.85% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::1   567926877960     90.14%     99.99% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::2       53229500      0.01%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::3        3926000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::4         600500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::5          14500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total 630054255476                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        69849     95.78%     95.78% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M         3079      4.22%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        72928                       # Table walker page sizes translated
+system.cpu0.itb.walker.walkCompletionTime::total        86906                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples 610832410424                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::mean     0.899859                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::stdev     0.300566                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0    61230050100     10.02%     10.02% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::1   549548390324     89.97%     99.99% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::2       48170500      0.01%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::3        4945000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::4         599000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::5         205000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::6          50500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total 610832410424                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        69563     95.92%     95.92% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M         2958      4.08%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        72521                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       102402                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total       102402                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       102509                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total       102509                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        72928                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        72928                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       175330                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    93547159                       # ITB inst hits
-system.cpu0.itb.inst_misses                    102402                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        72521                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        72521                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       175030                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    94735666                       # ITB inst hits
+system.cpu0.itb.inst_misses                    102509                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                        1102                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb                        1081                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              21868                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                    546                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   41100                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              22090                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                    541                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   40899                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.itb.perms_faults                   189115                       # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.perms_faults                   193621                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                93649561                       # ITB inst accesses
-system.cpu0.itb.hits                         93547159                       # DTB hits
-system.cpu0.itb.misses                         102402                       # DTB misses
-system.cpu0.itb.accesses                     93649561                       # DTB accesses
-system.cpu0.numCycles                       688011025                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                94838175                       # ITB inst accesses
+system.cpu0.itb.hits                         94735666                       # DTB hits
+system.cpu0.itb.misses                         102509                       # DTB misses
+system.cpu0.itb.accesses                     94838175                       # DTB accesses
+system.cpu0.numCycles                       677363519                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles         243601869                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                     585571838                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                  131701737                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches          80194838                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                    401370000                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles               13146214                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                   2578790                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles               20091                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingDrainCycles             3656                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu0.fetch.PendingTrapStallCycles      4829637                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.PendingQuiesceStallCycles       164032                       # Number of stall cycles due to pending quiesce instructions
-system.cpu0.fetch.IcacheWaitRetryStallCycles         3268                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                 93342305                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes              3584098                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.ItlbSquashes                  39018                       # Number of outstanding ITLB misses that were squashed
-system.cpu0.fetch.rateDist::samples         659144176                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             1.038197                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            2.295091                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.icacheStallCycles         248081332                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu0.fetch.Insts                     593905796                       # Number of instructions fetch has processed
+system.cpu0.fetch.Branches                  133997601                       # Number of branches that fetch encountered
+system.cpu0.fetch.predictedBranches          81741412                       # Number of branches that fetch has predicted taken
+system.cpu0.fetch.Cycles                    389608891                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu0.fetch.SquashCycles               13373506                       # Number of cycles fetch has spent squashing
+system.cpu0.fetch.TlbCycles                   2523552                       # Number of cycles fetch has spent waiting for tlb
+system.cpu0.fetch.MiscStallCycles               22024                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu0.fetch.PendingDrainCycles             2940                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu0.fetch.PendingTrapStallCycles      4870394                       # Number of stall cycles due to pending traps
+system.cpu0.fetch.PendingQuiesceStallCycles       168493                       # Number of stall cycles due to pending quiesce instructions
+system.cpu0.fetch.IcacheWaitRetryStallCycles         2299                       # Number of stall cycles due to full MSHR
+system.cpu0.fetch.CacheLines                 94525599                       # Number of cache lines fetched
+system.cpu0.fetch.IcacheSquashes              3651769                       # Number of outstanding Icache misses that were squashed
+system.cpu0.fetch.ItlbSquashes                  39552                       # Number of outstanding ITLB misses that were squashed
+system.cpu0.fetch.rateDist::samples         651966408                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::mean             1.065387                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::stdev            2.317537                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0               515420904     78.20%     78.20% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1                17940395      2.72%     80.92% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                18023461      2.73%     83.65% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3                13220348      2.01%     85.66% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::4                27959766      4.24%     89.90% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::5                 8806264      1.34%     91.24% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::6                 9588960      1.45%     92.69% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::7                 8203319      1.24%     93.93% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::8                39980759      6.07%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::0               506080688     77.62%     77.62% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::1                18214646      2.79%     80.42% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::2                18100947      2.78%     83.19% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::3                13291875      2.04%     85.23% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::4                28751599      4.41%     89.64% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::5                 8986592      1.38%     91.02% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::6                 9770458      1.50%     92.52% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::7                 8414345      1.29%     93.81% # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.rateDist::8                40355258      6.19%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total           659144176                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.191424                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       0.851108                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles               197499187                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles            338466010                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                104398182                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles             13546805                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles               5231982                       # Number of cycles decode is squashing
-system.cpu0.decode.BranchResolved            19379138                       # Number of times decode resolved a branch
-system.cpu0.decode.BranchMispred              1360316                       # Number of times decode detected a branch misprediction
-system.cpu0.decode.DecodedInsts             638255296                       # Number of instructions handled by decode
-system.cpu0.decode.SquashedInsts              4185441                       # Number of squashed instructions handled by decode
-system.cpu0.rename.SquashCycles               5231982                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles               205063449                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles               27153307                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles     262923483                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                110249317                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles             48520379                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts             622996110                       # Number of instructions processed by rename
-system.cpu0.rename.ROBFullEvents               132355                       # Number of times rename has blocked due to ROB full
-system.cpu0.rename.IQFullEvents               2247994                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents               1861879                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents              28960972                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.FullRegisterEvents            3803                       # Number of times there has been no free registers
-system.cpu0.rename.RenamedOperands          595426650                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups            956549851                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups       734166245                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups           794435                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps            500270864                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                95155781                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts          15187791                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts      13237681                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                 75403173                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads           100496845                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores           84720468                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads         13599194                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores        14388955                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                 590484103                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded           15298411                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                591681421                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued           857551                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined       80930976                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined     50447616                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved        351888                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples    659144176                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        0.897651                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       1.636567                       # Number of insts issued each cycle
+system.cpu0.fetch.rateDist::total           651966408                       # Number of instructions fetched each cycle (Total)
+system.cpu0.fetch.branchRate                 0.197822                       # Number of branch fetches per cycle
+system.cpu0.fetch.rate                       0.876790                       # Number of inst fetches per cycle
+system.cpu0.decode.IdleCycles               201025214                       # Number of cycles decode is idle
+system.cpu0.decode.BlockedCycles            326077447                       # Number of cycles decode is blocked
+system.cpu0.decode.RunCycles                105614620                       # Number of cycles decode is running
+system.cpu0.decode.UnblockCycles             13934386                       # Number of cycles decode is unblocking
+system.cpu0.decode.SquashCycles               5312657                       # Number of cycles decode is squashing
+system.cpu0.decode.BranchResolved            19632987                       # Number of times decode resolved a branch
+system.cpu0.decode.BranchMispred              1393622                       # Number of times decode detected a branch misprediction
+system.cpu0.decode.DecodedInsts             647334053                       # Number of instructions handled by decode
+system.cpu0.decode.SquashedInsts              4303710                       # Number of squashed instructions handled by decode
+system.cpu0.rename.SquashCycles               5312657                       # Number of cycles rename is squashing
+system.cpu0.rename.IdleCycles               208746840                       # Number of cycles rename is idle
+system.cpu0.rename.BlockCycles               23221789                       # Number of cycles rename is blocking
+system.cpu0.rename.serializeStallCycles     263564774                       # count of cycles rename stalled for serializing inst
+system.cpu0.rename.RunCycles                111697152                       # Number of cycles rename is running
+system.cpu0.rename.UnblockCycles             39420825                       # Number of cycles rename is unblocking
+system.cpu0.rename.RenamedInsts             631864038                       # Number of instructions processed by rename
+system.cpu0.rename.ROBFullEvents                81982                       # Number of times rename has blocked due to ROB full
+system.cpu0.rename.IQFullEvents               1845422                       # Number of times rename has blocked due to IQ full
+system.cpu0.rename.LQFullEvents               1714455                       # Number of times rename has blocked due to LQ full
+system.cpu0.rename.SQFullEvents              19477575                       # Number of times rename has blocked due to SQ full
+system.cpu0.rename.FullRegisterEvents            3876                       # Number of times there has been no free registers
+system.cpu0.rename.RenamedOperands          604366839                       # Number of destination operands rename has renamed
+system.cpu0.rename.RenameLookups            973584661                       # Number of register rename lookups that rename has made
+system.cpu0.rename.int_rename_lookups       745191594                       # Number of integer rename lookups
+system.cpu0.rename.fp_rename_lookups           824988                       # Number of floating rename lookups
+system.cpu0.rename.CommittedMaps            507520310                       # Number of HB maps that are committed
+system.cpu0.rename.UndoneMaps                96846524                       # Number of HB maps that are undone due to squashing
+system.cpu0.rename.serializingInsts          15772416                       # count of serializing insts renamed
+system.cpu0.rename.tempSerializingInsts      13809695                       # count of temporary serializing insts renamed
+system.cpu0.rename.skidInsts                 77902092                       # count of insts added to the skid buffer
+system.cpu0.memDep0.insertedLoads           101804436                       # Number of loads inserted to the mem dependence unit.
+system.cpu0.memDep0.insertedStores           85844339                       # Number of stores inserted to the mem dependence unit.
+system.cpu0.memDep0.conflictingLoads         13951597                       # Number of conflicting loads.
+system.cpu0.memDep0.conflictingStores        14791131                       # Number of conflicting stores.
+system.cpu0.iq.iqInstsAdded                 598600479                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu0.iq.iqNonSpecInstsAdded           15906116                       # Number of non-speculative instructions added to the IQ
+system.cpu0.iq.iqInstsIssued                599443694                       # Number of instructions issued
+system.cpu0.iq.iqSquashedInstsIssued           871420                       # Number of squashed instructions issued
+system.cpu0.iq.iqSquashedInstsExamined       82277994                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu0.iq.iqSquashedOperandsExamined     51785989                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu0.iq.iqSquashedNonSpecRemoved        367722                       # Number of squashed non-spec instructions that were removed
+system.cpu0.iq.issued_per_cycle::samples    651966408                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::mean        0.919440                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::stdev       1.646692                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0          427475761     64.85%     64.85% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1           97836885     14.84%     79.70% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2           42770645      6.49%     86.18% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3           30584958      4.64%     90.83% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4           22743510      3.45%     94.28% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5           15987914      2.43%     96.70% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::6           10968411      1.66%     98.37% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::7            6384440      0.97%     99.33% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::8            4391652      0.67%    100.00% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::0          416000229     63.81%     63.81% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::1          100627614     15.43%     79.24% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::2           43369864      6.65%     85.89% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::3           31012057      4.76%     90.65% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::4           22935032      3.52%     94.17% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::5           16054599      2.46%     96.63% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::6           11112799      1.70%     98.34% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::7            6483448      0.99%     99.33% # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::8            4370766      0.67%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total      659144176                       # Number of insts issued each cycle
+system.cpu0.iq.issued_per_cycle::total      651966408                       # Number of insts issued each cycle
 system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu                2986555     25.26%     25.26% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                 23747      0.20%     25.46% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                   2157      0.02%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.48% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead               4879643     41.27%     66.74% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite              3932744     33.26%    100.00% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntAlu                3017859     25.71%     25.71% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntMult                 24275      0.21%     25.92% # attempts to use FU when none available
+system.cpu0.iq.fu_full::IntDiv                   3125      0.03%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatMult                   0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.95% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemRead               4815194     41.03%     66.98% # attempts to use FU when none available
+system.cpu0.iq.fu_full::MemWrite              3875781     33.02%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass              139      0.00%      0.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu            401347935     67.83%     67.83% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult             1444621      0.24%     68.08% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                64829      0.01%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd                116      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.09% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc         56174      0.01%     68.10% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.10% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.10% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.10% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead           107054227     18.09%     86.19% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite           81713380     13.81%    100.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::No_OpClass               50      0.00%      0.00% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntAlu            407248355     67.94%     67.94% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntMult             1425936      0.24%     68.18% # Type of FU issued
+system.cpu0.iq.FU_type_0::IntDiv                67925      0.01%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatAdd                173      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.19% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMisc         60970      0.01%     68.20% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     68.20% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.20% # Type of FU issued
+system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.20% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemRead           107889592     18.00%     86.20% # Type of FU issued
+system.cpu0.iq.FU_type_0::MemWrite           82750693     13.80%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total             591681421                       # Type of FU issued
-system.cpu0.iq.rate                          0.859988                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                   11824846                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.019985                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads        1854198838                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes        686917057                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses    569115204                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads             990577                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes            508872                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses       439153                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses             602977632                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                 528496                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads         4632250                       # Number of loads that had data forwarded from stores
+system.cpu0.iq.FU_type_0::total             599443694                       # Type of FU issued
+system.cpu0.iq.rate                          0.884966                       # Inst issue rate
+system.cpu0.iq.fu_busy_cnt                   11736234                       # FU busy when requested
+system.cpu0.iq.fu_busy_rate                  0.019579                       # FU busy rate (busy events/executed inst)
+system.cpu0.iq.int_inst_queue_reads        1862428500                       # Number of integer instruction queue reads
+system.cpu0.iq.int_inst_queue_writes        696963642                       # Number of integer instruction queue writes
+system.cpu0.iq.int_inst_queue_wakeup_accesses    577071065                       # Number of integer instruction queue wakeup accesses
+system.cpu0.iq.fp_inst_queue_reads            1032950                       # Number of floating instruction queue reads
+system.cpu0.iq.fp_inst_queue_writes            531195                       # Number of floating instruction queue writes
+system.cpu0.iq.fp_inst_queue_wakeup_accesses       457217                       # Number of floating instruction queue wakeup accesses
+system.cpu0.iq.int_alu_accesses             610628639                       # Number of integer alu accesses
+system.cpu0.iq.fp_alu_accesses                 551239                       # Number of floating point alu accesses
+system.cpu0.iew.lsq.thread0.forwLoads         4761086                       # Number of loads that had data forwarded from stores
 system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads     16643333                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses        19794                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation       724475                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores      8465055                       # Number of stores squashed
+system.cpu0.iew.lsq.thread0.squashedLoads     16972106                       # Number of loads squashed
+system.cpu0.iew.lsq.thread0.ignoredResponses        20586                       # Number of memory responses ignored because the instruction is squashed
+system.cpu0.iew.lsq.thread0.memOrderViolation       721660                       # Number of memory ordering violations
+system.cpu0.iew.lsq.thread0.squashedStores      8682994                       # Number of stores squashed
 system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads      3918685                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked      8300346                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu0.iew.lsq.thread0.rescheduledLoads      4003221                       # Number of loads that were rescheduled
+system.cpu0.iew.lsq.thread0.cacheBlocked      7891299                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles               5231982                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles               15925349                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles              9030114                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts          605926435                       # Number of instructions dispatched to IQ
-system.cpu0.iew.iewDispSquashedInsts          1719706                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts            100496845                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts            84720468                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts          12946615                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                222991                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents              8727203                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents        724475                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect       2456659                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect      2686981                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts             5143640                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts            584799722                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts            104827609                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts          5998636                       # Number of squashed instructions skipped in execute
+system.cpu0.iew.iewSquashCycles               5312657                       # Number of cycles IEW is squashing
+system.cpu0.iew.iewBlockCycles               14923194                       # Number of cycles IEW is blocking
+system.cpu0.iew.iewUnblockCycles              6733387                       # Number of cycles IEW is unblocking
+system.cpu0.iew.iewDispatchedInsts          614655210                       # Number of instructions dispatched to IQ
+system.cpu0.iew.iewDispSquashedInsts          1737208                       # Number of squashed instructions skipped by dispatch
+system.cpu0.iew.iewDispLoadInsts            101804436                       # Number of dispatched load instructions
+system.cpu0.iew.iewDispStoreInsts            85844339                       # Number of dispatched store instructions
+system.cpu0.iew.iewDispNonSpecInsts          13513919                       # Number of dispatched non-speculative instructions
+system.cpu0.iew.iewIQFullEvents                247440                       # Number of times the IQ has become full, causing a stall
+system.cpu0.iew.iewLSQFullEvents              6392978                       # Number of times the LSQ has become full, causing a stall
+system.cpu0.iew.memOrderViolationEvents        721660                       # Number of memory order violations
+system.cpu0.iew.predictedTakenIncorrect       2504975                       # Number of branches that were predicted taken incorrectly
+system.cpu0.iew.predictedNotTakenIncorrect      2708374                       # Number of branches that were predicted not taken incorrectly
+system.cpu0.iew.branchMispredicts             5213349                       # Number of branch mispredicts detected at execute
+system.cpu0.iew.iewExecutedInsts            592463883                       # Number of executed instructions
+system.cpu0.iew.iewExecLoadInsts            105622287                       # Number of load instructions executed
+system.cpu0.iew.iewExecSquashedInsts          6061529                       # Number of squashed instructions skipped in execute
 system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                       143921                       # number of nop insts executed
-system.cpu0.iew.exec_refs                   185499348                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches               108059724                       # Number of branches executed
-system.cpu0.iew.exec_stores                  80671739                       # Number of stores executed
-system.cpu0.iew.exec_rate                    0.849986                       # Inst execution rate
-system.cpu0.iew.wb_sent                     570956210                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                    569554357                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                281415896                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                488383708                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      0.827827                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.576219                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts       80977867                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls       14946523                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts          4408529                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples    645374166                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     0.813252                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     1.811592                       # Number of insts commited each cycle
+system.cpu0.iew.exec_nop                       148615                       # number of nop insts executed
+system.cpu0.iew.exec_refs                   187306165                       # number of memory reference insts executed
+system.cpu0.iew.exec_branches               109885900                       # Number of branches executed
+system.cpu0.iew.exec_stores                  81683878                       # Number of stores executed
+system.cpu0.iew.exec_rate                    0.874662                       # Inst execution rate
+system.cpu0.iew.wb_sent                     578962486                       # cumulative count of insts sent to commit
+system.cpu0.iew.wb_count                    577528282                       # cumulative count of insts written-back
+system.cpu0.iew.wb_producers                284712169                       # num instructions producing a value
+system.cpu0.iew.wb_consumers                495210168                       # num instructions consuming a value
+system.cpu0.iew.wb_rate                      0.852612                       # insts written-back per cycle
+system.cpu0.iew.wb_fanout                    0.574932                       # average fanout of values written-back
+system.cpu0.commit.commitSquashedInsts       82335465                       # The number of squashed insts skipped by commit
+system.cpu0.commit.commitNonSpecStalls       15538394                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu0.commit.branchMispredicts          4479878                       # The number of times a branch was mispredicted
+system.cpu0.commit.committed_per_cycle::samples    637982242                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::mean     0.834237                       # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::stdev     1.825466                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0    452622252     70.13%     70.13% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1     95504432     14.80%     84.93% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2     32341034      5.01%     89.94% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3     15221107      2.36%     92.30% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4     10764054      1.67%     93.97% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5      6526900      1.01%     94.98% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6      6016149      0.93%     95.91% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7      3811802      0.59%     96.50% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8     22566436      3.50%    100.00% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::0    441101470     69.14%     69.14% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::1     98311443     15.41%     84.55% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::2     33085662      5.19%     89.74% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::3     15424273      2.42%     92.15% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::4     10896564      1.71%     93.86% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::5      6486229      1.02%     94.88% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::6      6026213      0.94%     95.82% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::7      3904773      0.61%     96.43% # Number of insts commited each cycle
+system.cpu0.commit.committed_per_cycle::8     22745615      3.57%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total    645374166                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts           446835848                       # Number of instructions committed
-system.cpu0.commit.committedOps             524851533                       # Number of ops (including micro ops) committed
+system.cpu0.commit.committed_per_cycle::total    637982242                       # Number of insts commited each cycle
+system.cpu0.commit.committedInsts           452758888                       # Number of instructions committed
+system.cpu0.commit.committedOps             532228596                       # Number of ops (including micro ops) committed
 system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                     160108924                       # Number of memory references committed
-system.cpu0.commit.loads                     83853511                       # Number of loads committed
-system.cpu0.commit.membars                    3685792                       # Number of memory barriers committed
-system.cpu0.commit.branches                  99662639                       # Number of branches committed
-system.cpu0.commit.fp_insts                    420768                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                481718978                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls            13112301                       # Number of function calls committed.
+system.cpu0.commit.refs                     161993674                       # Number of memory references committed
+system.cpu0.commit.loads                     84832329                       # Number of loads committed
+system.cpu0.commit.membars                    3784982                       # Number of memory barriers committed
+system.cpu0.commit.branches                 101373358                       # Number of branches committed
+system.cpu0.commit.fp_insts                    437523                       # Number of committed floating point instructions.
+system.cpu0.commit.int_insts                488401874                       # Number of committed integer instructions.
+system.cpu0.commit.function_calls            13443378                       # Number of function calls committed.
 system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu       363528180     69.26%     69.26% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult        1118140      0.21%     69.48% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv           48609      0.01%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc        47680      0.01%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.49% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead       83853511     15.98%     85.47% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite      76255413     14.53%    100.00% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntAlu       369014830     69.33%     69.33% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntMult        1117216      0.21%     69.54% # Class of committed instruction
+system.cpu0.commit.op_class_0::IntDiv           51029      0.01%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.55% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMisc        51847      0.01%     69.56% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.56% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.56% # Class of committed instruction
+system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.56% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemRead       84832329     15.94%     85.50% # Class of committed instruction
+system.cpu0.commit.op_class_0::MemWrite      77161345     14.50%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total        524851533                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events             22566436                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                  1224636916                       # The number of ROB reads
-system.cpu0.rob.rob_writes                 1225450764                       # The number of ROB writes
-system.cpu0.timesIdled                        4112135                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                       28866849                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.quiesceCycles                 54222947414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu0.committedInsts                  446835848                       # Number of Instructions Simulated
-system.cpu0.committedOps                    524851533                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              1.539740                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        1.539740                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              0.649460                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        0.649460                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads               688252111                       # number of integer regfile reads
-system.cpu0.int_regfile_writes              407094655                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                   800302                       # number of floating regfile reads
-system.cpu0.fp_regfile_writes                  473448                       # number of floating regfile writes
-system.cpu0.cc_regfile_reads                125192637                       # number of cc regfile reads
-system.cpu0.cc_regfile_writes               126303504                       # number of cc regfile writes
-system.cpu0.misc_regfile_reads             1203085849                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes              15043668                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements         10538852                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.973177                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          302937432                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs         10539364                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            28.743426                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       2695088500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   218.644895                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   293.328283                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.427041                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.572907                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999948                       # Average percentage of cache occupancy
+system.cpu0.commit.op_class_0::total        532228596                       # Class of committed instruction
+system.cpu0.commit.bw_lim_events             22745615                       # number cycles where commit BW limit reached
+system.cpu0.rob.rob_reads                  1225734406                       # The number of ROB reads
+system.cpu0.rob.rob_writes                 1243135976                       # The number of ROB writes
+system.cpu0.timesIdled                        4186507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu0.idleCycles                       25397111                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu0.quiesceCycles                 54288384692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu0.committedInsts                  452758888                       # Number of Instructions Simulated
+system.cpu0.committedOps                    532228596                       # Number of Ops (including micro ops) Simulated
+system.cpu0.cpi                              1.496080                       # CPI: Cycles Per Instruction
+system.cpu0.cpi_total                        1.496080                       # CPI: Total CPI of All Threads
+system.cpu0.ipc                              0.668413                       # IPC: Instructions Per Cycle
+system.cpu0.ipc_total                        0.668413                       # IPC: Total IPC of All Threads
+system.cpu0.int_regfile_reads               697890382                       # number of integer regfile reads
+system.cpu0.int_regfile_writes              412518994                       # number of integer regfile writes
+system.cpu0.fp_regfile_reads                   828341                       # number of floating regfile reads
+system.cpu0.fp_regfile_writes                  487008                       # number of floating regfile writes
+system.cpu0.cc_regfile_reads                127089396                       # number of cc regfile reads
+system.cpu0.cc_regfile_writes               128258211                       # number of cc regfile writes
+system.cpu0.misc_regfile_reads             1206144502                       # number of misc regfile reads
+system.cpu0.misc_regfile_writes              15679564                       # number of misc regfile writes
+system.cpu0.dcache.tags.replacements         10794532                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.983410                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          308661870                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs         10795044                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            28.592924                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       1667914500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   302.186929                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data   209.796481                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.590209                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.409759                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999968                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          170                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses       1336210971                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses      1336210971                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     79968247                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     80371614                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total      160339861                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     67069375                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data     67205589                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total     134274964                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       199346                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       203477                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       402823                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       140986                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu1.data       183532                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       324518                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1741209                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      1760714                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      3501923                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2021774                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data      2019563                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      4041337                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    147178608                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data    147760735                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       294939343                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    147377954                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data    147964212                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      295342166                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      6393063                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data      6235592                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total     12628655                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      6405631                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data      6317446                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total     12723077                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       674803                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data       616721                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total      1291524                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       612571                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu1.data       626179                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total      1238750                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       334024                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       316429                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       650453                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data            7                       # number of StoreCondReq misses
+system.cpu0.dcache.tags.tag_accesses       1362392595                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses      1362392595                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     80965730                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     82351460                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total      163317190                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     67604275                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data     69208699                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total     136812974                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       205804                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       202560                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       408364                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       173367                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu1.data       153044                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       326411                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1817125                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      1785316                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      3602441                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2093741                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data      2052340                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      4146081                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    148743372                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data    151713203                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       300456575                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    148949176                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data    151915763                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      300864939                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      6366558                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data      6514512                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total     12881070                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      6631964                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data      6534144                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total     13166108                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       653449                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data       684365                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total      1337814                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       649747                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu1.data       591897                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total      1241644                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       332470                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       326805                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       659275                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data            6                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu1.data            7                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data     13411265                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data     13179217                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total      26590482                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data     14086068                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data     13795938                       # number of overall misses
-system.cpu0.dcache.overall_misses::total     27882006                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 112258104000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 112113839000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total 224371943000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 288348477097                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 285240354815                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total 573588831912                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  25994460850                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data  27091662781                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  53086123631                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   4580448500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data   4477345000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   9057793500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       368500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data        96000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       464500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 426601041947                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data 424445856596                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 851046898543                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 426601041947                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data 424445856596                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 851046898543                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     86361310                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     86607206                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total    172968516                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     73475006                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data     73523035                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total    146998041                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       874149                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       820198                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total      1694347                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       753557                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       809711                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1563268                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2075233                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      2077143                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      4152376                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2021781                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      2019570                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      4041351                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    160589873                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data    160939952                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    321529825                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    161464022                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data    161760150                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    323224172                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.074027                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.071999                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.073011                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.087181                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.085925                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.086553                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.771954                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.751917                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.762255                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.812906                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.773336                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.792411                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.160957                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.152339                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156646                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data     13648269                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data     13640553                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total      27288822                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data     14301718                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data     14324918                       # number of overall misses
+system.cpu0.dcache.overall_misses::total     28626636                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  98775047500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data  99225424000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total 198000471500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 232617199289                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 234560003141                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 467177202430                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  15059699162                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data  13113954300                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  28173653462                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   4294097000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data   4198180000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   8492277000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        82000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data       238000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       320000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 346451945951                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data 346899381441                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 693351327392                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 346451945951                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data 346899381441                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 693351327392                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     87332288                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     88865972                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total    176198260                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     74236239                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data     75742843                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total    149979082                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       859253                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       886925                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total      1746178                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       823114                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       744941                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1568055                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2149595                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      2112121                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      4261716                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2093747                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      2052347                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      4146094                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    162391641                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data    165353756                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    327745397                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    163250894                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data    166240681                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    329491575                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.072900                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.073307                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.073106                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.089336                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.086267                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.087786                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.760485                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.771615                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.766138                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.789377                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.794556                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.791837                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.154666                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.154728                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.154697                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000003                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000003                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000003                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.083513                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.081889                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.082700                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.087240                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.085286                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.086262                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17559.361452                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 17979.662396                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 17766.891486                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 45014.843518                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 45151.213768                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 45082.556045                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 42435.017084                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 43265.045268                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 42854.590217                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 13712.932304                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14149.603861                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 13925.362017                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 52642.857143                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13714.285714                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 33178.571429                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 31809.157596                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 32205.696029                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 32005.696570                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 30285.317517                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 30766.002036                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 30523.158862                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs     71133587                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets       117068                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs          3523085                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets           1178                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    20.190710                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets    99.378608                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      8064911                       # number of writebacks
-system.cpu0.dcache.writebacks::total          8064911                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      3541728                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data      3397150                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total      6938878                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      5324879                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data      5249115                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total     10573994                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data         3231                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::cpu1.data         3726                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.WriteLineReq_mshr_hits::total         6957                       # number of WriteLineReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data       207685                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data       194963                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total       402648                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data      8869838                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data      8649991                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total     17519829                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data      8869838                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data      8649991                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total     17519829                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2851335                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data      2838442                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      5689777                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1080752                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data      1068331                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      2149083                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       659293                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       608119                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total      1267412                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       609340                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       622453                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total      1231793                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       126339                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data       121466                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       247805                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            7                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.084045                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.082493                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.083262                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.087606                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.086170                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.086881                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15514.670172                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15231.443890                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 15371.430440                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 35075.160132                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 35897.587066                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 35483.318413                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 23177.789450                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 22155.804642                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 22690.604925                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12915.742774                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12846.131485                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12881.236206                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13666.666667                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data        34000                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 24615.384615                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25384.314007                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 25431.474915                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 25407.887793                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24224.498480                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 24216.500328                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 24220.496163                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs     50251301                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets        54501                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs          3623821                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets           1019                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs    13.866938                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets    53.484789                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks      8249196                       # number of writebacks
+system.cpu0.dcache.writebacks::total          8249196                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      3454316                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data      3599973                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total      7054289                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data      5516594                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data      5434587                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total     10951181                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu0.data         3628                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::cpu1.data         3364                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.WriteLineReq_mshr_hits::total         6992                       # number of WriteLineReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data       204992                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data       201546                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total       406538                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data      8974538                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data      9037924                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total     18012462                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data      8974538                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data      9037924                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total     18012462                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2912242                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data      2914539                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      5826781                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1115370                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data      1099557                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      2214927                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       644396                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       668916                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total      1313312                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       646119                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       588533                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total      1234652                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       127478                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data       125259                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       252737                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            6                       # number of StoreCondReq MSHR misses
 system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data            7                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total           14                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      4541427                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data      4529226                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      9070653                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      5200720                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data      5137345                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total     10338065                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        16852                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16826                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        33678                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15677                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        18019                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        33696                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        32529                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        34845                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        67374                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  49729929500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data  49824787000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  99554716500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  51055928904                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data  51023445012                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102079373916                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  13986697500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  11236562000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  25223259500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  25203665850                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  26199660281                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  51403326131                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1811818500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1809464500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   3621283000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       361500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        89000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       450500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 125989524254                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 127047892293                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 253037416547                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 139976221754                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 138284454293                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 278260676047                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3092079500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3139092000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6231171500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3092079500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3139092000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6231171500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.033016                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032774                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032895                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.014709                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014531                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014620                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.754211                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.741430                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.748024                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.808618                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.768735                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.787960                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.060879                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.058477                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059678                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      4673731                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data      4602629                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      9276360                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      5318127                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data      5271545                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total     10589672                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        17867                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        15813                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        33680                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        18974                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        14723                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        33697                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        36841                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        30536                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        67377                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  45309693000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data  45038920000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  90348613000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  40408833272                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data  40500038516                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  80908871788                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  10386373000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  12065937500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  22452310500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  14266559663                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  12400788300                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  26667347963                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1747255500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1706730500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   3453986000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        76000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       231000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       307000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  99985085935                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  97939746816                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 197924832751                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 110371458935                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 110005684316                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 220377143251                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3393465500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   2870779500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6264245000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3393465500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   2870779500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6264245000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.033347                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032797                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.033069                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015025                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014517                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014768                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.749949                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.754197                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.752107                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.784969                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.790040                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.787378                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.059303                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.059305                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059304                       # mshr miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000003                       # mshr miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000003                       # mshr miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028280                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.028142                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.028211                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032210                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.031759                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.031984                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 17440.928372                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 17553.568824                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17497.120977                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 47241.114431                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 47759.959237                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47499.037457                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 21214.691344                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 18477.571002                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19901.389209                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 41362.237585                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 42090.985634                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 41730.490538                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 14340.927979                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14896.880609                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14613.437986                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 51642.857143                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 12714.285714                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 32178.571429                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 27742.276658                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 28050.685104                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27896.273460                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 26914.777522                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 26917.494210                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 26916.127539                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 183484.423214                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 186561.987400                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185022.017341                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 95056.088413                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 90087.300904                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 92486.292932                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements         16323462                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.933155                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          169414196                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs         16323974                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            10.378245                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      19400599500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   237.111231                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   274.821924                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.463108                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.536762                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028781                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.027835                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.028304                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032576                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.031710                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.032139                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15558.354354                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15453.188309                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15505.750602                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36229.083866                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 36833.050507                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36528.911241                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16117.997318                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 18038.045883                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 17095.945594                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 22080.390242                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 21070.676241                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 21599.080521                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13706.329720                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13625.611732                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13666.325073                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 12666.666667                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        33000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 23615.384615                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 21392.991153                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 21279.087847                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21336.476026                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 20753.821587                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 20867.826096                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20810.573099                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 189929.227067                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 181545.532157                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 185993.022565                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 92111.112619                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 94012.951926                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 92973.047182                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements         16477862                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.835978                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          172394682                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs         16478374                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            10.461875                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      12245675500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   287.122432                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst   224.713546                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.560786                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.438894                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999680                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          312                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        203303412                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       203303412                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     84627850                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     84786346                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      169414196                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     84627850                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     84786346                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       169414196                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     84627850                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     84786346                       # number of overall hits
-system.cpu0.icache.overall_hits::total      169414196                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      8701471                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst      8863420                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total     17564891                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      8701471                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst      8863420                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total      17564891                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      8701471                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst      8863420                       # number of overall misses
-system.cpu0.icache.overall_misses::total     17564891                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 116896379852                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 120352735337                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total 237249115189                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst 116896379852                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst 120352735337                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total 237249115189                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst 116896379852                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst 120352735337                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total 237249115189                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     93329321                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     93649766                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    186979087                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     93329321                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     93649766                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    186979087                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     93329321                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     93649766                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    186979087                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.093234                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.094644                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.093940                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.093234                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.094644                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.093940                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.093234                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.094644                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.093940                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13434.094057                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13578.588777                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 13507.007541                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13434.094057                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13578.588777                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 13507.007541                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13434.094057                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13578.588777                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 13507.007541                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs       128531                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses        206602499                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       206602499                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     85625549                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     86769133                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      172394682                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     85625549                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     86769133                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       172394682                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     85625549                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     86769133                       # number of overall hits
+system.cpu0.icache.overall_hits::total      172394682                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      8887589                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst      8841593                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total     17729182                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      8887589                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst      8841593                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total      17729182                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      8887589                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst      8841593                       # number of overall misses
+system.cpu0.icache.overall_misses::total     17729182                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 116686112381                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 116433434872                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total 233119547253                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst 116686112381                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst 116433434872                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total 233119547253                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst 116686112381                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst 116433434872                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total 233119547253                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     94513138                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     95610726                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    190123864                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     94513138                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     95610726                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    190123864                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     94513138                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     95610726                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    190123864                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.094035                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.092475                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.093251                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.094035                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.092475                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.093251                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.094035                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.092475                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.093251                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13129.107611                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13168.829969                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 13148.917263                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13129.107611                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13168.829969                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 13148.917263                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13129.107611                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13168.829969                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 13148.917263                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs        88437                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs             8539                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs             7555                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    15.052231                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.705758                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks     16323462                       # number of writebacks
-system.cpu0.icache.writebacks::total         16323462                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst       613191                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst       627375                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total      1240566                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst       613191                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu1.inst       627375                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total      1240566                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst       613191                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu1.inst       627375                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total      1240566                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      8088280                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      8236045                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total     16324325                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      8088280                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst      8236045                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total     16324325                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      8088280                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst      8236045                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total     16324325                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        12957                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu1.inst         7688                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::total        20645                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        12957                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu1.inst         7688                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::total        20645                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 103270633406                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 106205385876                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total 209476019282                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 103270633406                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 106205385876                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total 209476019282                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 103270633406                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 106205385876                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total 209476019282                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1654613000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst    981709000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   2636322000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   1654613000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst    981709000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   2636322000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.086664                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.087945                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.087306                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.086664                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.087945                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.087306                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.086664                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.087945                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.087306                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12767.935013                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12895.192520                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12832.139723                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12767.935013                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12895.192520                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 12832.139723                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12767.935013                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12895.192520                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 12832.139723                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 127700.316431                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 127693.678460                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 127697.844514                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 127700.316431                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 127693.678460                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 127697.844514                       # average overall mshr uncacheable latency
-system.cpu1.branchPred.lookups              132207984                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted         88587172                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect          5826495                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups            89257950                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits               60608223                       # Number of BTB hits
+system.cpu0.icache.writebacks::writebacks     16477862                       # number of writebacks
+system.cpu0.icache.writebacks::total         16477862                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst       628355                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst       622192                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total      1250547                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu0.inst       628355                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu1.inst       622192                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total      1250547                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu0.inst       628355                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu1.inst       622192                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total      1250547                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      8259234                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      8219401                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total     16478635                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      8259234                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst      8219401                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total     16478635                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      8259234                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst      8219401                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total     16478635                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        12438                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu1.inst         8200                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.ReadReq_mshr_uncacheable::total        20638                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        12438                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu1.inst         8200                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::total        20638                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 103445364915                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 103197184413                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total 206642549328                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 103445364915                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 103197184413                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total 206642549328                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 103445364915                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 103197184413                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total 206642549328                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    974276500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst    641521000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   1615797500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    974276500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst    641521000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total   1615797500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.087387                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.085967                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.086673                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.087387                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.085967                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.086673                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.087387                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.085967                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.086673                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12524.813429                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12555.316916                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12540.028305                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12524.813429                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12555.316916                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12540.028305                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12524.813429                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12555.316916                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12540.028305                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 78330.639974                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 78234.268293                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 78292.349065                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 78330.639974                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 78234.268293                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 78292.349065                       # average overall mshr uncacheable latency
+system.cpu1.branchPred.lookups              135004521                       # Number of BP lookups
+system.cpu1.branchPred.condPredicted         90686520                       # Number of conditional branches predicted
+system.cpu1.branchPred.condIncorrect          5841333                       # Number of conditional branches incorrect
+system.cpu1.branchPred.BTBLookups            91602372                       # Number of BTB lookups
+system.cpu1.branchPred.BTBHits               61971036                       # Number of BTB hits
 system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct            67.902325                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS               17136106                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect            189382                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups        4973679                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits           2647071                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses         2326608                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted       405619                       # Number of mispredicted indirect branches.
+system.cpu1.branchPred.BTBHitPct            67.652218                       # BTB Hit Percentage
+system.cpu1.branchPred.usedRAS               17264827                       # Number of times the RAS was used to get a target.
+system.cpu1.branchPred.RASInCorrect            189835                       # Number of incorrect RAS predictions.
+system.cpu1.branchPred.indirectLookups        5144550                       # Number of indirect predictor lookups.
+system.cpu1.branchPred.indirectHits           2721808                       # Number of indirect target hits.
+system.cpu1.branchPred.indirectMisses         2422742                       # Number of indirect misses.
+system.cpu1.branchPredindirectMispredicted       415682                       # Number of mispredicted indirect branches.
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1380,94 +1378,98 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   905143                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               905143                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        17108                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        91252                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore       560527                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples       344616                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean  2714.976960                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev 16407.674532                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-65535       341711     99.16%     99.16% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::65536-131071         1475      0.43%     99.59% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::131072-196607         1008      0.29%     99.88% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::196608-262143          155      0.04%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::262144-327679          168      0.05%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::327680-393215           28      0.01%     99.98% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::393216-458751           24      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::458752-524287           38      0.01%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::524288-589823            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::589824-655359            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::655360-720895            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::720896-786431            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       344616                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples       422123                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 23405.519244                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 18788.136881                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 20434.088485                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-65535       412646     97.75%     97.75% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-131071         6891      1.63%     99.39% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-196607         1818      0.43%     99.82% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-262143          156      0.04%     99.86% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-327679          358      0.08%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::327680-393215          124      0.03%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-458751           77      0.02%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::458752-524287           40      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::524288-589823            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::720896-786431            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::786432-851967            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total       422123                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples 367737970920                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean     0.152186                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::stdev     0.727251                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0-3 366665366920     99.71%     99.71% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::4-7    581252000      0.16%     99.87% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::8-11    209708000      0.06%     99.92% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::12-15    124789500      0.03%     99.96% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::16-19     48258000      0.01%     99.97% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::20-23     27968500      0.01%     99.98% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::24-27     30956000      0.01%     99.99% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::28-31     41073500      0.01%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::32-35      7796500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::36-39       589000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::40-43       122000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::44-47        17500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::48-51        21000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::52-55         3000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::56-59         5000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::60-63        44500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total 367737970920                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K        91252     84.21%     84.21% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M        17108     15.79%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total       108360                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       905143                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                   920636                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               920636                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        17624                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        92524                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore       572462                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples       348174                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean  2542.994307                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev 15098.255497                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-65535       345444     99.22%     99.22% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::65536-131071         1949      0.56%     99.78% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::131072-196607          425      0.12%     99.90% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::196608-262143          137      0.04%     99.94% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::262144-327679          118      0.03%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::327680-393215           24      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::393216-458751           58      0.02%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::458752-524287            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::524288-589823            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::589824-655359            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::655360-720895            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::720896-786431            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::786432-851967            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       348174                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples       432733                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 23053.791830                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 18897.650182                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 16323.118118                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-32767       333564     77.08%     77.08% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-65535        89713     20.73%     97.81% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-98303         7384      1.71%     99.52% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-131071         1176      0.27%     99.79% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-163839          238      0.05%     99.85% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::163840-196607          198      0.05%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-229375          173      0.04%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::229376-262143          170      0.04%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-294911           52      0.01%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::294912-327679           12      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-360447           27      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::360448-393215            7      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::393216-425983            9      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::425984-458751            6      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::458752-491519            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total       432733                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples 314249886000                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.018496                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.687233                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0-3 313186458000     99.66%     99.66% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::4-7    582171000      0.19%     99.85% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::8-11    205657500      0.07%     99.91% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::12-15    123171000      0.04%     99.95% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::16-19     50673000      0.02%     99.97% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::20-23     26248000      0.01%     99.98% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::24-27     27458500      0.01%     99.98% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::28-31     40663500      0.01%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::32-35      6954500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::36-39       344500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::40-43        34000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::44-47        16000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::48-51        30000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::52-55         4000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::56-59         2500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total 314249886000                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        92524     84.00%     84.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        17624     16.00%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total       110148                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       920636                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       905143                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       108360                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       920636                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       110148                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       108360                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total      1013503                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       110148                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total      1030784                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                   104254499                       # DTB read hits
-system.cpu1.dtb.read_misses                    630275                       # DTB read misses
-system.cpu1.dtb.write_hits                   80849259                       # DTB write hits
-system.cpu1.dtb.write_misses                   274868                       # DTB write misses
-system.cpu1.dtb.flush_tlb                        1096                       # Number of times complete TLB was flushed
+system.cpu1.dtb.read_hits                   107706385                       # DTB read hits
+system.cpu1.dtb.read_misses                    633869                       # DTB read misses
+system.cpu1.dtb.write_hits                   83022369                       # DTB write hits
+system.cpu1.dtb.write_misses                   286767                       # DTB write misses
+system.cpu1.dtb.flush_tlb                        1089                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              20902                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                    515                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   53828                       # Number of entries that have been flushed from TLB
-system.cpu1.dtb.align_faults                      197                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  9278                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.flush_tlb_mva_asid              21973                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                    534                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   55426                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults                      199                       # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults                  9714                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                    53866                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses               104884774                       # DTB read accesses
-system.cpu1.dtb.write_accesses               81124127                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    57000                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses               108340254                       # DTB read accesses
+system.cpu1.dtb.write_accesses               83309136                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        185103758                       # DTB hits
-system.cpu1.dtb.misses                         905143                       # DTB misses
-system.cpu1.dtb.accesses                    186008901                       # DTB accesses
+system.cpu1.dtb.hits                        190728754                       # DTB hits
+system.cpu1.dtb.misses                         920636                       # DTB misses
+system.cpu1.dtb.accesses                    191649390                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1497,387 +1499,389 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                   101154                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong               101154                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2         3005                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        68686                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksSquashedBefore        14200                       # Table walks squashed before starting
-system.cpu1.itb.walker.walkWaitTime::samples        86954                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::mean  1608.292890                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::stdev 11331.097997                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0-32767        85986     98.89%     98.89% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::32768-65535          520      0.60%     99.48% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::65536-98303           66      0.08%     99.56% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::98304-131071          164      0.19%     99.75% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::131072-163839          145      0.17%     99.92% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::163840-196607           40      0.05%     99.96% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::196608-229375           11      0.01%     99.97% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::229376-262143           10      0.01%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::262144-294911            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::294912-327679            5      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walks                   101988                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong               101988                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2         3087                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        69367                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksSquashedBefore        14377                       # Table walks squashed before starting
+system.cpu1.itb.walker.walkWaitTime::samples        87611                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::mean  1414.069010                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::stdev  8744.624659                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0-32767        86637     98.89%     98.89% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::32768-65535          608      0.69%     99.58% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::65536-98303          209      0.24%     99.82% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::98304-131071          111      0.13%     99.95% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::131072-163839           21      0.02%     99.97% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::163840-196607           11      0.01%     99.98% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::196608-229375            6      0.01%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::229376-262143            2      0.00%     99.99% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::294912-327679            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
 system.cpu1.itb.walker.walkWaitTime::327680-360447            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::360448-393215            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::393216-425983            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        86954                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        85891                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 29748.012015                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 24412.003991                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 25999.467191                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-65535        83578     97.31%     97.31% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::65536-131071          495      0.58%     97.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-196607         1521      1.77%     99.65% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::196608-262143           97      0.11%     99.77% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-327679          134      0.16%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-393215           37      0.04%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-458751           24      0.03%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::524288-589823            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        85891                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples 612540191292                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::mean     0.893340                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::stdev     0.309134                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0    65404482540     10.68%     10.68% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::1   547076306252     89.31%     99.99% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::2       50127000      0.01%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::3        7455500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::4        1506000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::5          91500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::6         196000      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::7          26500      0.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total 612540191292                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        68686     95.81%     95.81% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M         3005      4.19%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        71691                       # Table walker page sizes translated
+system.cpu1.itb.walker.walkWaitTime::360448-393215            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        87611                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        86831                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 28749.490389                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 24437.163786                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 18363.738628                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-32767        45615     52.53%     52.53% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-65535        39084     45.01%     97.54% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-98303          938      1.08%     98.62% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::98304-131071          923      1.06%     99.69% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-163839           93      0.11%     99.80% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::163840-196607           90      0.10%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-229375           33      0.04%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::229376-262143           11      0.01%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-294911           11      0.01%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::294912-327679           16      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-360447            5      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::360448-393215            6      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::425984-458751            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::491520-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        86831                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples 606307709128                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::mean     0.900370                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::stdev     0.299888                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0    60468146000      9.97%      9.97% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::1   545785217128     90.02%     99.99% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::2       47888000      0.01%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::3        5793500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::4         658000      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::5           6500      0.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total 606307709128                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K        69367     95.74%     95.74% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M         3087      4.26%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        72454                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst       101154                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total       101154                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst       101988                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total       101988                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        71691                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        71691                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       172845                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    93866720                       # ITB inst hits
-system.cpu1.itb.inst_misses                    101154                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        72454                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        72454                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       174442                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    95828100                       # ITB inst hits
+system.cpu1.itb.inst_misses                    101988                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                        1096                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb                        1089                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              20902                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                    515                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   39904                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              21973                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                    534                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   40809                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.itb.perms_faults                   187991                       # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.perms_faults                   188352                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                93967874                       # ITB inst accesses
-system.cpu1.itb.hits                         93866720                       # DTB hits
-system.cpu1.itb.misses                         101154                       # DTB misses
-system.cpu1.itb.accesses                     93967874                       # DTB accesses
-system.cpu1.numCycles                       688149644                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                95930088                       # ITB inst accesses
+system.cpu1.itb.hits                         95828100                       # DTB hits
+system.cpu1.itb.misses                         101988                       # DTB misses
+system.cpu1.itb.accesses                     95930088                       # DTB accesses
+system.cpu1.numCycles                       668684774                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles         246774526                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                     586387121                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                  132207984                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches          80391400                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                    398002232                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles               13247809                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.TlbCycles                   2526813                       # Number of cycles fetch has spent waiting for tlb
-system.cpu1.fetch.MiscStallCycles               23208                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.PendingDrainCycles             3339                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu1.fetch.PendingTrapStallCycles      4746787                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.PendingQuiesceStallCycles       172822                       # Number of stall cycles due to pending quiesce instructions
-system.cpu1.fetch.IcacheWaitRetryStallCycles         4142                       # Number of stall cycles due to full MSHR
-system.cpu1.fetch.CacheLines                 93657492                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes              3619612                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.ItlbSquashes                  39280                       # Number of outstanding ITLB misses that were squashed
-system.cpu1.fetch.rateDist::samples         658877500                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             1.040777                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            2.297556                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.icacheStallCycles         248375133                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu1.fetch.Insts                     600185967                       # Number of instructions fetch has processed
+system.cpu1.fetch.Branches                  135004521                       # Number of branches that fetch encountered
+system.cpu1.fetch.predictedBranches          81957671                       # Number of branches that fetch has predicted taken
+system.cpu1.fetch.Cycles                    381222161                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu1.fetch.SquashCycles               13317970                       # Number of cycles fetch has spent squashing
+system.cpu1.fetch.TlbCycles                   2536848                       # Number of cycles fetch has spent waiting for tlb
+system.cpu1.fetch.MiscStallCycles               21164                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu1.fetch.PendingDrainCycles             2785                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu1.fetch.PendingTrapStallCycles      4727264                       # Number of stall cycles due to pending traps
+system.cpu1.fetch.PendingQuiesceStallCycles       160612                       # Number of stall cycles due to pending quiesce instructions
+system.cpu1.fetch.IcacheWaitRetryStallCycles         2602                       # Number of stall cycles due to full MSHR
+system.cpu1.fetch.CacheLines                 95618947                       # Number of cache lines fetched
+system.cpu1.fetch.IcacheSquashes              3633834                       # Number of outstanding Icache misses that were squashed
+system.cpu1.fetch.ItlbSquashes                  39185                       # Number of outstanding ITLB misses that were squashed
+system.cpu1.fetch.rateDist::samples         643707284                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::mean             1.089618                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::stdev            2.340143                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0               514943270     78.15%     78.15% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1                17992448      2.73%     80.89% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                17938734      2.72%     83.61% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3                13188969      2.00%     85.61% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::4                27941093      4.24%     89.85% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::5                 8949077      1.36%     91.21% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::6                 9653002      1.47%     92.67% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::7                 8287474      1.26%     93.93% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::8                39983433      6.07%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::0               496523035     77.13%     77.13% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::1                18305041      2.84%     79.98% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::2                18509005      2.88%     82.85% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::3                13552167      2.11%     84.96% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::4                28450532      4.42%     89.38% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::5                 9097899      1.41%     90.79% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::6                 9820940      1.53%     92.32% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::7                 8391092      1.30%     93.62% # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.rateDist::8                41057573      6.38%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total           658877500                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.192121                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       0.852122                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles               200321379                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles            334897766                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                105062974                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles             13347316                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles               5245962                       # Number of cycles decode is squashing
-system.cpu1.decode.BranchResolved            19411078                       # Number of times decode resolved a branch
-system.cpu1.decode.BranchMispred              1397694                       # Number of times decode detected a branch misprediction
-system.cpu1.decode.DecodedInsts             639286066                       # Number of instructions handled by decode
-system.cpu1.decode.SquashedInsts              4311897                       # Number of squashed instructions handled by decode
-system.cpu1.rename.SquashCycles               5245962                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles               207822387                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles               28109229                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles     259552504                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                110777742                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles             47367249                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts             624073748                       # Number of instructions processed by rename
-system.cpu1.rename.ROBFullEvents               113090                       # Number of times rename has blocked due to ROB full
-system.cpu1.rename.IQFullEvents               1957012                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents               1963484                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.SQFullEvents              28046902                       # Number of times rename has blocked due to SQ full
-system.cpu1.rename.FullRegisterEvents            3748                       # Number of times there has been no free registers
-system.cpu1.rename.RenamedOperands          596057640                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups            957465344                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups       735885626                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups           888832                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps            500042308                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                96015332                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts          14940728                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts      12988345                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                 74317967                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads           100818071                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores           84975729                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads         13584844                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores        14513721                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                 591824868                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded           15016632                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                591532545                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued           864332                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined       81511621                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined     51286616                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved        358770                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples    658877500                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        0.897788                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       1.636922                       # Number of insts issued each cycle
+system.cpu1.fetch.rateDist::total           643707284                       # Number of instructions fetched each cycle (Total)
+system.cpu1.fetch.branchRate                 0.201896                       # Number of branch fetches per cycle
+system.cpu1.fetch.rate                       0.897562                       # Number of inst fetches per cycle
+system.cpu1.decode.IdleCycles               201561818                       # Number of cycles decode is idle
+system.cpu1.decode.BlockedCycles            315815468                       # Number of cycles decode is blocked
+system.cpu1.decode.RunCycles                107257676                       # Number of cycles decode is running
+system.cpu1.decode.UnblockCycles             13770315                       # Number of cycles decode is unblocking
+system.cpu1.decode.SquashCycles               5299898                       # Number of cycles decode is squashing
+system.cpu1.decode.BranchResolved            19801436                       # Number of times decode resolved a branch
+system.cpu1.decode.BranchMispred              1379430                       # Number of times decode detected a branch misprediction
+system.cpu1.decode.DecodedInsts             654914208                       # Number of instructions handled by decode
+system.cpu1.decode.SquashedInsts              4252969                       # Number of squashed instructions handled by decode
+system.cpu1.rename.SquashCycles               5299898                       # Number of cycles rename is squashing
+system.cpu1.rename.IdleCycles               209252042                       # Number of cycles rename is idle
+system.cpu1.rename.BlockCycles               22880216                       # Number of cycles rename is blocking
+system.cpu1.rename.serializeStallCycles     253975050                       # count of cycles rename stalled for serializing inst
+system.cpu1.rename.RunCycles                113199216                       # Number of cycles rename is running
+system.cpu1.rename.UnblockCycles             39098550                       # Number of cycles rename is unblocking
+system.cpu1.rename.RenamedInsts             639470628                       # Number of instructions processed by rename
+system.cpu1.rename.ROBFullEvents                86957                       # Number of times rename has blocked due to ROB full
+system.cpu1.rename.IQFullEvents               2174171                       # Number of times rename has blocked due to IQ full
+system.cpu1.rename.LQFullEvents               1609351                       # Number of times rename has blocked due to LQ full
+system.cpu1.rename.SQFullEvents              19507965                       # Number of times rename has blocked due to SQ full
+system.cpu1.rename.FullRegisterEvents            3945                       # Number of times there has been no free registers
+system.cpu1.rename.RenamedOperands          611072160                       # Number of destination operands rename has renamed
+system.cpu1.rename.RenameLookups            980685418                       # Number of register rename lookups that rename has made
+system.cpu1.rename.int_rename_lookups       753664877                       # Number of integer rename lookups
+system.cpu1.rename.fp_rename_lookups           843607                       # Number of floating rename lookups
+system.cpu1.rename.CommittedMaps            514110066                       # Number of HB maps that are committed
+system.cpu1.rename.UndoneMaps                96962094                       # Number of HB maps that are undone due to squashing
+system.cpu1.rename.serializingInsts          15327241                       # count of serializing insts renamed
+system.cpu1.rename.tempSerializingInsts      13321250                       # count of temporary serializing insts renamed
+system.cpu1.rename.skidInsts                 76568402                       # count of insts added to the skid buffer
+system.cpu1.memDep0.insertedLoads           103346770                       # Number of loads inserted to the mem dependence unit.
+system.cpu1.memDep0.insertedStores           87233341                       # Number of stores inserted to the mem dependence unit.
+system.cpu1.memDep0.conflictingLoads         13784187                       # Number of conflicting loads.
+system.cpu1.memDep0.conflictingStores        14730689                       # Number of conflicting stores.
+system.cpu1.iq.iqInstsAdded                 606543686                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu1.iq.iqNonSpecInstsAdded           15379714                       # Number of non-speculative instructions added to the IQ
+system.cpu1.iq.iqInstsIssued                607376538                       # Number of instructions issued
+system.cpu1.iq.iqSquashedInstsIssued           875474                       # Number of squashed instructions issued
+system.cpu1.iq.iqSquashedInstsExamined       82437591                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu1.iq.iqSquashedOperandsExamined     51624950                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu1.iq.iqSquashedNonSpecRemoved        357944                       # Number of squashed non-spec instructions that were removed
+system.cpu1.iq.issued_per_cycle::samples    643707284                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::mean        0.943560                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::stdev       1.668311                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0          427630752     64.90%     64.90% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1           97159571     14.75%     79.65% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2           42910564      6.51%     86.16% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3           30776221      4.67%     90.83% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4           22686133      3.44%     94.28% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5           15935700      2.42%     96.69% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::6           10990898      1.67%     98.36% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::7            6446525      0.98%     99.34% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::8            4341136      0.66%    100.00% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::0          406849245     63.20%     63.20% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::1           99415625     15.44%     78.65% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::2           43745607      6.80%     85.44% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::3           31472621      4.89%     90.33% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::4           23315391      3.62%     93.96% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::5           16399031      2.55%     96.50% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::6           11324350      1.76%     98.26% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::7            6634295      1.03%     99.29% # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::8            4551119      0.71%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total      658877500                       # Number of insts issued each cycle
+system.cpu1.iq.issued_per_cycle::total      643707284                       # Number of insts issued each cycle
 system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu                2999770     25.98%     25.98% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                 25009      0.22%     26.19% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                   3249      0.03%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     26.22% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead               4684166     40.56%     66.79% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite              3835188     33.21%    100.00% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntAlu                3079713     25.38%     25.38% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntMult                 23466      0.19%     25.57% # attempts to use FU when none available
+system.cpu1.iq.fu_full::IntDiv                   2047      0.02%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.59% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemRead               4953216     40.82%     66.41% # attempts to use FU when none available
+system.cpu1.iq.fu_full::MemWrite              4075474     33.59%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.FU_type_0::No_OpClass                2      0.00%      0.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu            401605558     67.89%     67.89% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult             1412010      0.24%     68.13% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                67658      0.01%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd                191      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              8      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp             14      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt             24      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.14% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc         72305      0.01%     68.15% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.15% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.15% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.15% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead           106483903     18.00%     86.16% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite           81890872     13.84%    100.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::No_OpClass               65      0.00%      0.00% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntAlu            411722588     67.79%     67.79% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntMult             1463458      0.24%     68.03% # Type of FU issued
+system.cpu1.iq.FU_type_0::IntDiv                65529      0.01%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatAdd                206      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAdd                  16      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAdd              9      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCmp             14      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatCvt             24      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     68.04% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMisc         66963      0.01%     68.05% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     68.05% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.05% # Type of FU issued
+system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     68.05% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemRead           109966089     18.11%     86.15% # Type of FU issued
+system.cpu1.iq.FU_type_0::MemWrite           84091577     13.85%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total             591532545                       # Type of FU issued
-system.cpu1.iq.rate                          0.859599                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                   11547382                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.019521                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads        1853248239                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes        688458824                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses    569767413                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads            1106065                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes            569050                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses       490960                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses             602490208                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                 589717                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads         4719123                       # Number of loads that had data forwarded from stores
+system.cpu1.iq.FU_type_0::total             607376538                       # Type of FU issued
+system.cpu1.iq.rate                          0.908315                       # Inst issue rate
+system.cpu1.iq.fu_busy_cnt                   12133916                       # FU busy when requested
+system.cpu1.iq.fu_busy_rate                  0.019978                       # FU busy rate (busy events/executed inst)
+system.cpu1.iq.int_inst_queue_reads        1870398622                       # Number of integer instruction queue reads
+system.cpu1.iq.int_inst_queue_writes        704521244                       # Number of integer instruction queue writes
+system.cpu1.iq.int_inst_queue_wakeup_accesses    584421121                       # Number of integer instruction queue wakeup accesses
+system.cpu1.iq.fp_inst_queue_reads            1071128                       # Number of floating instruction queue reads
+system.cpu1.iq.fp_inst_queue_writes            544645                       # Number of floating instruction queue writes
+system.cpu1.iq.fp_inst_queue_wakeup_accesses       476254                       # Number of floating instruction queue wakeup accesses
+system.cpu1.iq.int_alu_accesses             618939378                       # Number of integer alu accesses
+system.cpu1.iq.fp_alu_accesses                 571011                       # Number of floating point alu accesses
+system.cpu1.iew.lsq.thread0.forwLoads         4788717                       # Number of loads that had data forwarded from stores
 system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads     16759885                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses        20137                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation       685641                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores      8616382                       # Number of stores squashed
+system.cpu1.iew.lsq.thread0.squashedLoads     16961682                       # Number of loads squashed
+system.cpu1.iew.lsq.thread0.ignoredResponses        19758                       # Number of memory responses ignored because the instruction is squashed
+system.cpu1.iew.lsq.thread0.memOrderViolation       716289                       # Number of memory ordering violations
+system.cpu1.iew.lsq.thread0.squashedStores      8689454                       # Number of stores squashed
 system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads      3886436                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked      7425204                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu1.iew.lsq.thread0.rescheduledLoads      3983377                       # Number of loads that were rescheduled
+system.cpu1.iew.lsq.thread0.cacheBlocked      8390309                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles               5245962                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles               16637308                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles              9398313                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts          606988228                       # Number of instructions dispatched to IQ
-system.cpu1.iew.iewDispSquashedInsts          1717377                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts            100818071                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts            84975729                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts          12705052                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                239734                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents              9069380                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents        685641                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect       2485685                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect      2694157                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts             5179842                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts            584642052                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts            104243442                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts          5998727                       # Number of squashed instructions skipped in execute
+system.cpu1.iew.iewSquashCycles               5299898                       # Number of cycles IEW is squashing
+system.cpu1.iew.iewBlockCycles               14473954                       # Number of cycles IEW is blocking
+system.cpu1.iew.iewUnblockCycles              6659801                       # Number of cycles IEW is unblocking
+system.cpu1.iew.iewDispatchedInsts          622069689                       # Number of instructions dispatched to IQ
+system.cpu1.iew.iewDispSquashedInsts          1729386                       # Number of squashed instructions skipped by dispatch
+system.cpu1.iew.iewDispLoadInsts            103346770                       # Number of dispatched load instructions
+system.cpu1.iew.iewDispStoreInsts            87233341                       # Number of dispatched store instructions
+system.cpu1.iew.iewDispNonSpecInsts          13033934                       # Number of dispatched non-speculative instructions
+system.cpu1.iew.iewIQFullEvents                237234                       # Number of times the IQ has become full, causing a stall
+system.cpu1.iew.iewLSQFullEvents              6338314                       # Number of times the LSQ has become full, causing a stall
+system.cpu1.iew.memOrderViolationEvents        716289                       # Number of memory order violations
+system.cpu1.iew.predictedTakenIncorrect       2501247                       # Number of branches that were predicted taken incorrectly
+system.cpu1.iew.predictedNotTakenIncorrect      2722291                       # Number of branches that were predicted not taken incorrectly
+system.cpu1.iew.branchMispredicts             5223538                       # Number of branch mispredicts detected at execute
+system.cpu1.iew.iewExecutedInsts            600362187                       # Number of executed instructions
+system.cpu1.iew.iewExecLoadInsts            107695161                       # Number of load instructions executed
+system.cpu1.iew.iewExecSquashedInsts          6106837                       # Number of squashed instructions skipped in execute
 system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                       146728                       # number of nop insts executed
-system.cpu1.iew.exec_refs                   185095226                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches               108396618                       # Number of branches executed
-system.cpu1.iew.exec_stores                  80851784                       # Number of stores executed
-system.cpu1.iew.exec_rate                    0.849586                       # Inst execution rate
-system.cpu1.iew.wb_sent                     571674985                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                    570258373                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                281283764                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                489058083                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      0.828684                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.575154                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts       81573069                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls       14657862                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts          4448279                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples    645042111                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     0.814412                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     1.812297                       # Number of insts commited each cycle
+system.cpu1.iew.exec_nop                       146289                       # number of nop insts executed
+system.cpu1.iew.exec_refs                   190717674                       # number of memory reference insts executed
+system.cpu1.iew.exec_branches               110987821                       # Number of branches executed
+system.cpu1.iew.exec_stores                  83022513                       # Number of stores executed
+system.cpu1.iew.exec_rate                    0.897825                       # Inst execution rate
+system.cpu1.iew.wb_sent                     586317808                       # cumulative count of insts sent to commit
+system.cpu1.iew.wb_count                    584897375                       # cumulative count of insts written-back
+system.cpu1.iew.wb_producers                289057464                       # num instructions producing a value
+system.cpu1.iew.wb_consumers                502211172                       # num instructions consuming a value
+system.cpu1.iew.wb_rate                      0.874698                       # insts written-back per cycle
+system.cpu1.iew.wb_fanout                    0.575570                       # average fanout of values written-back
+system.cpu1.commit.commitSquashedInsts       82490328                       # The number of squashed insts skipped by commit
+system.cpu1.commit.commitNonSpecStalls       15021770                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu1.commit.branchMispredicts          4481976                       # The number of times a branch was mispredicted
+system.cpu1.commit.committed_per_cycle::samples    629716363                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::mean     0.856712                       # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::stdev     1.853018                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0    452426770     70.14%     70.14% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1     94787874     14.69%     84.83% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2     32819397      5.09%     89.92% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3     15329214      2.38%     92.30% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4     10832611      1.68%     93.98% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5      6451723      1.00%     94.98% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6      5988175      0.93%     95.91% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7      3853316      0.60%     96.50% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8     22553031      3.50%    100.00% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::0    432763054     68.72%     68.72% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::1     96847267     15.38%     84.10% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::2     33152549      5.26%     89.37% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::3     15677479      2.49%     91.86% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::4     11079326      1.76%     93.62% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::5      6740057      1.07%     94.69% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::6      6209892      0.99%     95.67% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::7      3949846      0.63%     96.30% # Number of insts commited each cycle
+system.cpu1.commit.committed_per_cycle::8     23296893      3.70%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total    645042111                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts           446955239                       # Number of instructions committed
-system.cpu1.commit.committedOps             525329879                       # Number of ops (including micro ops) committed
+system.cpu1.commit.committed_per_cycle::total    629716363                       # Number of insts commited each cycle
+system.cpu1.commit.committedInsts           459335316                       # Number of instructions committed
+system.cpu1.commit.committedOps             539485809                       # Number of ops (including micro ops) committed
 system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                     160417533                       # Number of memory references committed
-system.cpu1.commit.loads                     84058186                       # Number of loads committed
-system.cpu1.commit.membars                    3661350                       # Number of memory barriers committed
-system.cpu1.commit.branches                  99963573                       # Number of branches committed
-system.cpu1.commit.fp_insts                    470740                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                482339888                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls            13268232                       # Number of function calls committed.
+system.cpu1.commit.refs                     164928975                       # Number of memory references committed
+system.cpu1.commit.loads                     86385088                       # Number of loads committed
+system.cpu1.commit.membars                    3716704                       # Number of memory barriers committed
+system.cpu1.commit.branches                 102438773                       # Number of branches committed
+system.cpu1.commit.fp_insts                    458507                       # Number of committed floating point instructions.
+system.cpu1.commit.int_insts                495134645                       # Number of committed integer instructions.
+system.cpu1.commit.function_calls            13388221                       # Number of function calls committed.
 system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu       363697714     69.23%     69.23% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult        1101230      0.21%     69.44% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv           50710      0.01%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            8      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp           13      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt           21      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.45% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc        62650      0.01%     69.46% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.46% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.46% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.46% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead       84058186     16.00%     85.46% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite      76359347     14.54%    100.00% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntAlu       373316618     69.20%     69.20% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntMult        1132929      0.21%     69.41% # Class of committed instruction
+system.cpu1.commit.op_class_0::IntDiv           49236      0.01%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAdd            8      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCmp           13      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatCvt           21      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.42% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMisc        58009      0.01%     69.43% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.43% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.43% # Class of committed instruction
+system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.43% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemRead       86385088     16.01%     85.44% # Class of committed instruction
+system.cpu1.commit.op_class_0::MemWrite      78543887     14.56%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total        525329879                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events             22553031                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                  1225507013                       # The number of ROB reads
-system.cpu1.rob.rob_writes                 1227667180                       # The number of ROB writes
-system.cpu1.timesIdled                        4198522                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                       29272144                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                 46970319294                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                  446955239                       # Number of Instructions Simulated
-system.cpu1.committedOps                    525329879                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              1.539639                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        1.539639                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              0.649503                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        0.649503                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads               688608688                       # number of integer regfile reads
-system.cpu1.int_regfile_writes              407764370                       # number of integer regfile writes
-system.cpu1.fp_regfile_reads                   881042                       # number of floating regfile reads
-system.cpu1.fp_regfile_writes                  529972                       # number of floating regfile writes
-system.cpu1.cc_regfile_reads                124702473                       # number of cc regfile reads
-system.cpu1.cc_regfile_writes               125859602                       # number of cc regfile writes
-system.cpu1.misc_regfile_reads             1202737772                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes              14790646                       # number of misc regfile writes
-system.iobus.trans_dist::ReadReq                40305                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40305                       # Transaction distribution
+system.cpu1.commit.op_class_0::total        539485809                       # Class of committed instruction
+system.cpu1.commit.bw_lim_events             23296893                       # number cycles where commit BW limit reached
+system.cpu1.rob.rob_reads                  1224452307                       # The number of ROB reads
+system.cpu1.rob.rob_writes                 1257969342                       # The number of ROB writes
+system.cpu1.timesIdled                        4181395                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu1.idleCycles                       24977490                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles                 46999639814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu1.committedInsts                  459335316                       # Number of Instructions Simulated
+system.cpu1.committedOps                    539485809                       # Number of Ops (including micro ops) Simulated
+system.cpu1.cpi                              1.455766                       # CPI: Cycles Per Instruction
+system.cpu1.cpi_total                        1.455766                       # CPI: Total CPI of All Threads
+system.cpu1.ipc                              0.686924                       # IPC: Instructions Per Cycle
+system.cpu1.ipc_total                        0.686924                       # IPC: Total IPC of All Threads
+system.cpu1.int_regfile_reads               706650375                       # number of integer regfile reads
+system.cpu1.int_regfile_writes              418043743                       # number of integer regfile writes
+system.cpu1.fp_regfile_reads                   853513                       # number of floating regfile reads
+system.cpu1.fp_regfile_writes                  519324                       # number of floating regfile writes
+system.cpu1.cc_regfile_reads                128705619                       # number of cc regfile reads
+system.cpu1.cc_regfile_writes               129852515                       # number of cc regfile writes
+system.cpu1.misc_regfile_reads             1200738028                       # number of misc regfile reads
+system.cpu1.misc_regfile_writes              15156718                       # number of misc regfile writes
+system.iobus.trans_dist::ReadReq                40297                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40297                       # Transaction distribution
 system.iobus.trans_dist::WriteReq              136571                       # Transaction distribution
 system.iobus.trans_dist::WriteResp             136571                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47822                       # Packet count per connected master and slave (bytes)
@@ -1894,11 +1898,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29548                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       122704                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230968                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       230968                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230952                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       230952                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353752                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353736                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47842                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
@@ -1913,16 +1917,16 @@ system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17558                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       155834                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334304                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7334304                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334240                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7334240                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7492224                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             47810500                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7492160                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             47815500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                11000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               348000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               346000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer3.occupancy                 9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
@@ -1932,7 +1936,7 @@ system.iobus.reqLayer10.occupancy               10000                       # La
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer13.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy               10000                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy                9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer15.occupancy                9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
@@ -1940,73 +1944,73 @@ system.iobus.reqLayer16.occupancy               14500                       # La
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer17.occupancy               10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            25726500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            25701500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            40136500                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            40146500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           566999378                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           568673363                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer0.occupancy            92800000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy           147728000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy           147712000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer4.occupancy              170000                       # Layer occupancy (ticks)
 system.iobus.respLayer4.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115465                       # number of replacements
-system.iocache.tags.tagsinuse               10.419655                       # Cycle average of tags in use
+system.iocache.tags.replacements               115457                       # number of replacements
+system.iocache.tags.tagsinuse               10.425589                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115481                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115473                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         13096612113000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     3.546608                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     6.873047                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.221663                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.429565                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.651228                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         13089213782000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.544365                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     6.881224                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.221523                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.430077                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.651599                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1039713                       # Number of tag accesses
-system.iocache.tags.data_accesses             1039713                       # Number of data accesses
+system.iocache.tags.tag_accesses              1039641                       # Number of tag accesses
+system.iocache.tags.data_accesses             1039641                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8820                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8857                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8812                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8849                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106664                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106664                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115484                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115524                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115476                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115516                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115484                       # number of overall misses
-system.iocache.overall_misses::total           115524                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ethernet      5086000                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::realview.ide   1649759369                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1654845369                       # number of ReadReq miss cycles
+system.iocache.overall_misses::realview.ide       115476                       # number of overall misses
+system.iocache.overall_misses::total           115516                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet      5146000                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide   1631213114                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1636359114                       # number of ReadReq miss cycles
 system.iocache.WriteReq_miss_latency::realview.ethernet       351000                       # number of WriteReq miss cycles
 system.iocache.WriteReq_miss_latency::total       351000                       # number of WriteReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide  13415597009                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total  13415597009                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ethernet      5437000                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::realview.ide  15065356378                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total  15070793378                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ethernet      5437000                       # number of overall miss cycles
-system.iocache.overall_miss_latency::realview.ide  15065356378                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total  15070793378                       # number of overall miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide  12815787249                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total  12815787249                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet      5497000                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide  14447000363                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total  14452497363                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet      5497000                       # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide  14447000363                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total  14452497363                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8820                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8857                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8812                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8849                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115484                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115524                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115476                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115516                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115484                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115524                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115476                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115516                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -2020,53 +2024,53 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137459.459459                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::realview.ide 187047.547506                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 186840.393926                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 139081.081081                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 185112.700182                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 184920.229856                       # average ReadReq miss latency
 system.iocache.WriteReq_avg_miss_latency::realview.ethernet       117000                       # average WriteReq miss latency
 system.iocache.WriteReq_avg_miss_latency::total       117000                       # average WriteReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125774.366319                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 125774.366319                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ethernet       135925                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 130454.057514                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 130455.951820                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ethernet       135925                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 130454.057514                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 130455.951820                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         33085                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 120151.009235                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 120151.009235                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet       137425                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 125108.250745                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 125112.515695                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet       137425                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 125108.250745                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 125112.515695                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         31781                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 3398                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 3407                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.736610                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.328148                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks          106630                       # number of writebacks
 system.iocache.writebacks::total               106630                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ethernet           37                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::realview.ide         8820                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         8857                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide         8812                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         8849                       # number of ReadReq MSHR misses
 system.iocache.WriteReq_mshr_misses::realview.ethernet            3                       # number of WriteReq MSHR misses
 system.iocache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide       106664                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total       106664                       # number of WriteLineReq MSHR misses
 system.iocache.demand_mshr_misses::realview.ethernet           40                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::realview.ide       115484                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total       115524                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide       115476                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total       115516                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ethernet           40                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::realview.ide       115484                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total       115524                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3236000                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::realview.ide   1208759369                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total   1211995369                       # number of ReadReq MSHR miss cycles
+system.iocache.overall_mshr_misses::realview.ide       115476                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total       115516                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3296000                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide   1190613114                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total   1193909114                       # number of ReadReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::realview.ethernet       201000                       # number of WriteReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::total       201000                       # number of WriteReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   8077336951                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   8077336951                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ethernet      3437000                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   9286096320                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   9289533320                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ethernet      3437000                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   9286096320                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   9289533320                       # number of overall MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   7475677012                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   7475677012                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet      3497000                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   8666290126                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   8669787126                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet      3497000                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   8666290126                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   8669787126                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
@@ -2080,589 +2084,594 @@ system.iocache.demand_mshr_miss_rate::total            1                       #
 system.iocache.overall_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87459.459459                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 137047.547506                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 136840.393926                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 89081.081081                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 135112.700182                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 134920.229856                       # average ReadReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet        67000                       # average WriteReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::total        67000                       # average WriteReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75726.927089                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75726.927089                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ethernet        85925                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 80410.241419                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 80412.150895                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ethernet        85925                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 80410.241419                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 80412.150895                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1347841                       # number of replacements
-system.l2c.tags.tagsinuse                65324.740261                       # Cycle average of tags in use
-system.l2c.tags.total_refs                   50311393                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1410817                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    35.661176                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle               4298396500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   35245.257795                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker   161.370291                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   265.309574                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     3415.837838                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data    12035.721839                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   188.618634                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   273.886836                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     3763.840034                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     9974.897420                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.537800                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002462                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.004048                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.052122                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.183651                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002878                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.004179                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.057432                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.152205                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.996776                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023          377                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        62599                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          377                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          537                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2787                       # Occupied blocks per task id
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 70086.224143                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70086.224143                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet        87425                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 75048.409418                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 75052.695090                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet        87425                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 75048.409418                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 75052.695090                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1414907                       # number of replacements
+system.l2c.tags.tagsinuse                65322.046709                       # Cycle average of tags in use
+system.l2c.tags.total_refs                   51048957                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1478359                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    34.530826                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               2400888500                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   35689.019526                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   163.312182                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   256.355195                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4109.760843                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data    10213.253541                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   166.614140                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   239.422394                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     3052.672621                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data    11431.636266                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.544571                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002492                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.003912                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.062710                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.155842                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002542                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.003653                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.046580                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.174433                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.996735                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023          311                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        63141                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          309                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          509                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2809                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1024::3         5038                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        54135                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.005753                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.955185                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                445845701                       # Number of tag accesses
-system.l2c.tags.data_accesses               445845701                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker       522213                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker       182395                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker       532310                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker       179240                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                1416158                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks      8064911                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         8064911                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks     16319354                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total        16319354                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data            5211                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            4888                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               10099                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data             3                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data             7                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                10                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           801611                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data           788325                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total              1589936                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst       8045447                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst       8184125                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total          16229572                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data      3472745                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data      3415235                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          6887980                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       361895                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       361612                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           723507                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker        522213                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker        182395                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst             8045447                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data             4274356                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker        532310                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker        179240                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst             8184125                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data             4203560                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                26123646                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker       522213                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker       182395                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst            8045447                       # number of overall hits
-system.l2c.overall_hits::cpu0.data            4274356                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker       532310                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker       179240                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst            8184125                       # number of overall hits
-system.l2c.overall_hits::cpu1.data            4203560                       # number of overall hits
-system.l2c.overall_hits::total               26123646                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker         2376                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker         2075                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker         2579                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.itb.walker         2408                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                 9438                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data         18580                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         17819                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             36399                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data            4                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total               4                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         261621                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data         263338                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             524959                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        42503                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst        51451                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           93954                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       157952                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       146755                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         304707                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       247445                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       260841                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         508286                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         2376                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         2075                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             42503                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            419573                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         2579                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         2408                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             51451                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            410093                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                933058                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         2376                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         2075                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            42503                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           419573                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         2579                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         2408                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            51451                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           410093                       # number of overall misses
-system.l2c.overall_misses::total               933058                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu0.dtb.walker    326039500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.itb.walker    282390500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker    356127000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.itb.walker    334129500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total     1298686500                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu0.data    729950500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data    701197000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total   1431147500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data       316500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total       316500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  39471432500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data  39659455000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  79130887500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   5746264000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst   6990391000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total  12736655000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  22406709500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data  20494783500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  42901493000                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu0.data      5002500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu1.data      4832000                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total      9834500                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker    326039500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker    282390500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   5746264000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  61878142000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker    356127000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker    334129500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   6990391000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  60154238500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total    136067722000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker    326039500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker    282390500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   5746264000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  61878142000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker    356127000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker    334129500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   6990391000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  60154238500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total   136067722000                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker       524589                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker       184470                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker       534889                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker       181648                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total            1425596                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks      8064911                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      8064911                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks     16319354                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total     16319354                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        23791                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data        22707                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           46498                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.tags.age_task_id_blocks_1024::4        54676                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.004745                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.963455                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                452888307                       # Number of tag accesses
+system.l2c.tags.data_accesses               452888307                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker       548032                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker       184031                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker       541554                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker       183989                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                1457606                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks      8249196                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         8249196                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks     16473957                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total        16473957                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data            5214                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            5107                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               10321                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data             6                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data             5                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total                11                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           811378                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data           793383                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total              1604761                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst       8214123                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst       8170809                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total          16384932                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data      3524231                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data      3539730                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          7063961                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       360855                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       358692                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           719547                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker        548032                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker        184031                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst             8214123                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data             4335609                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker        541554                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker        183989                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst             8170809                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data             4333113                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                26511260                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker       548032                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker       184031                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst            8214123                       # number of overall hits
+system.l2c.overall_hits::cpu0.data            4335609                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker       541554                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker       183989                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst            8170809                       # number of overall hits
+system.l2c.overall_hits::cpu1.data            4333113                       # number of overall hits
+system.l2c.overall_hits::total               26511260                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker         2785                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker         2505                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker         2718                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker         2422                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                10430                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data         18558                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         18477                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             37035                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         287141                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data         288802                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             575943                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        44885                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst        48310                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           93195                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       152964                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       162774                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         315738                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       285264                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       229841                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         515105                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         2785                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         2505                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             44885                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            440105                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         2718                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         2422                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             48310                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            451576                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                995306                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         2785                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         2505                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            44885                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           440105                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         2718                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         2422                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            48310                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           451576                       # number of overall misses
+system.l2c.overall_misses::total               995306                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker    248796500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker    221765500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker    241188500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker    214650500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total      926401000                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data    270107500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data    268836500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    538944000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data       164000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       164000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data  29383889500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data  29652599000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  59036488500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst   3875850500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst   4147732000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   8023582500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  13881270000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data  15087981500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  28969251500                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu0.data      2198500                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu1.data      1480500                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total      3679000                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker    248796500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker    221765500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   3875850500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  43265159500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker    241188500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker    214650500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst   4147732000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data  44740580500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     96955723500                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker    248796500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker    221765500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   3875850500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  43265159500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker    241188500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker    214650500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst   4147732000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data  44740580500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    96955723500                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker       550817                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker       186536                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker       544272                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker       186411                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total            1468036                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks      8249196                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      8249196                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks     16473957                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total     16473957                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        23772                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data        23584                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           47356                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total            14                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data      1063232                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data      1051663                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total          2114895                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst      8087950                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst      8235576                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total      16323526                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      3630697                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data      3561990                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      7192687                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       609340                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       622453                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total      1231793                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker       524589                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker       184470                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst         8087950                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         4693929                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker       534889                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker       181648                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst         8235576                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data         4613653                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total            27056704                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker       524589                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker       184470                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst        8087950                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        4693929                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker       534889                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker       181648                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst        8235576                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data        4613653                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total           27056704                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.004529                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.011248                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.004822                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.013256                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.006620                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.780968                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.784736                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.782808                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.571429                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.285714                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.246062                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.250402                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.248220                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.005255                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.006247                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.005756                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.043505                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.041200                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.042363                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.406087                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.419053                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.412639                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.004529                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.011248                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.005255                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.089386                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.004822                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.013256                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.006247                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.088887                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.034485                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.004529                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.011248                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.005255                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.089386                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.004822                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.013256                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.006247                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.088887                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.034485                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 137222.011785                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 136091.807229                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 138087.243117                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 138758.098007                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 137601.875397                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 39286.894510                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 39351.085920                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 39318.319185                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data        79125                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total        79125                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 150872.569480                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 150602.856405                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 150737.271863                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 135196.668470                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 135865.017201                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 135562.668966                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 141857.713103                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 139653.051003                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 140795.889166                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu0.data    20.216614                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu1.data    18.524695                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total    19.348359                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 137222.011785                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker 136091.807229                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 135196.668470                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 147478.846351                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 138087.243117                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 138758.098007                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 135865.017201                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 146684.382567                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 145829.864810                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 137222.011785                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker 136091.807229                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 135196.668470                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 147478.846351                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 138087.243117                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 138758.098007                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 135865.017201                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 146684.382567                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 145829.864810                       # average overall miss latency
+system.l2c.SCUpgradeReq_accesses::total            13                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data      1098519                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data      1082185                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total          2180704                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst      8259008                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst      8219119                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total      16478127                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      3677195                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data      3702504                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      7379699                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       646119                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       588533                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total      1234652                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker       550817                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker       186536                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst         8259008                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         4775714                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker       544272                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker       186411                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst         8219119                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data         4784689                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total            27506566                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker       550817                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker       186536                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst        8259008                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        4775714                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker       544272                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker       186411                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst        8219119                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data        4784689                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total           27506566                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.005056                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.013429                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.004994                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.012993                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.007105                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.780666                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.783455                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.782055                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.285714                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.153846                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.261389                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.266869                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.264109                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.005435                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.005878                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.005656                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.041598                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.043963                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.042785                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.441504                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.390532                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.417207                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.005056                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.013429                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.005435                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.092155                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.004994                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.012993                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.005878                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.094379                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.036184                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.005056                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.013429                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.005435                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.092155                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.004994                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.012993                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.005878                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.094379                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.036184                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 89334.470377                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 88529.141717                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 88737.490802                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 88625.309661                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 88820.805369                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 14554.774221                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 14549.791633                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 14552.288376                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        82000                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        82000                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 102332.615335                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 102674.493251                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 102504.047276                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 86350.685084                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 85856.592838                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 86094.559794                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 90748.607515                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 92692.822564                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 91750.918483                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu0.data     7.706896                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu1.data     6.441409                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total     7.142233                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 89334.470377                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 88529.141717                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 86350.685084                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 98306.448461                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 88737.490802                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 88625.309661                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 85856.592838                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 99076.524217                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 97412.980028                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 89334.470377                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 88529.141717                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 86350.685084                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 98306.448461                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 88737.490802                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 88625.309661                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 85856.592838                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 99076.524217                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 97412.980028                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks             1136735                       # number of writebacks
-system.l2c.writebacks::total                  1136735                       # number of writebacks
-system.l2c.ReadReq_mshr_hits::cpu0.dtb.walker            7                       # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_hits::cpu0.itb.walker           22                       # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_hits::cpu1.dtb.walker            6                       # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_hits::cpu1.itb.walker           23                       # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_hits::total                58                       # number of ReadReq MSHR hits
+system.l2c.writebacks::writebacks             1200483                       # number of writebacks
+system.l2c.writebacks::total                  1200483                       # number of writebacks
+system.l2c.ReadReq_mshr_hits::cpu0.itb.walker           27                       # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.dtb.walker            1                       # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.itb.walker           27                       # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::total                55                       # number of ReadReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu0.data           11                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data           11                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total           22                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.dtb.walker            7                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.itb.walker           22                       # number of demand (read+write) MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu0.data           14                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.data            7                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.itb.walker           27                       # number of demand (read+write) MSHR hits
 system.l2c.demand_mshr_hits::cpu0.inst              1                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu0.data             11                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.dtb.walker            6                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.itb.walker           23                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data             11                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 81                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.dtb.walker            7                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.itb.walker           22                       # number of overall MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data             14                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.dtb.walker            1                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.itb.walker           27                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data              7                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                 77                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.itb.walker           27                       # number of overall MSHR hits
 system.l2c.overall_mshr_hits::cpu0.inst             1                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu0.data            11                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.dtb.walker            6                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.itb.walker           23                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data            11                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                81                       # number of overall MSHR hits
-system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker         2369                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu0.itb.walker         2053                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker         2573                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.itb.walker         2385                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total            9380                       # number of ReadReq MSHR misses
-system.l2c.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total            3                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        18580                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data        17819                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        36399                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            4                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data       261621                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data       263338                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        524959                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        42502                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        51451                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        93953                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       157941                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data       146744                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       304685                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu0.data       247445                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data       260841                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       508286                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker         2369                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker         2053                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        42502                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       419562                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker         2573                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker         2385                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        51451                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data       410082                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           932977                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker         2369                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker         2053                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        42502                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       419562                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker         2573                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker         2385                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        51451                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data       410082                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          932977                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        12957                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        16852                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.inst         7688                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16826                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        54323                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15677                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data        18019                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        33696                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        12957                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        32529                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.inst         7688                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        34845                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        88019                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker    301340001                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker    259502000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker    329367513                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker    307643002                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total   1197852516                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   1263315500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   1211712500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   2475028000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       276500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total       276500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  36854821986                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data  37025414103                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  73880236089                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   5321175594                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   6475806664                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total  11796982258                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  20825962360                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  19025744377                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  39851706737                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  17343311500                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data  18172131000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total  35515442500                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    301340001                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    259502000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   5321175594                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  57680784346                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    329367513                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    307643002                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   6475806664                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data  56051158480                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total 126726777600                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    301340001                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    259502000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   5321175594                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  57680784346                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    329367513                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    307643002                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   6475806664                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data  56051158480                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total 126726777600                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   1453779500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2881358000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst    862532000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2928681000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   8126350500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   1453779500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2881358000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst    862532000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2928681000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   8126350500                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.004516                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.011129                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.004810                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.013130                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.006580                       # mshr miss rate for ReadReq accesses
+system.l2c.overall_mshr_hits::cpu0.data            14                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.dtb.walker            1                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.itb.walker           27                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data             7                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                77                       # number of overall MSHR hits
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker         2785                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.itb.walker         2478                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker         2717                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.itb.walker         2395                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total           10375                       # number of ReadReq MSHR misses
+system.l2c.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data        18558                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data        18477                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        37035                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data            2                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data       287141                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data       288802                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        575943                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        44884                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        48310                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        93194                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       152950                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data       162767                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       315717                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu0.data       285264                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data       229841                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       515105                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker         2785                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker         2478                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        44884                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       440091                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker         2717                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker         2395                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        48310                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data       451569                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           995229                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker         2785                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker         2478                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        44884                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       440091                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker         2717                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker         2395                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        48310                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data       451569                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          995229                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        12438                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        17867                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.inst         8200                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        15813                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        54318                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        18974                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        14723                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        33697                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        12438                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        36841                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.inst         8200                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        30536                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        88015                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker    220944005                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker    194989500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker    213933501                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker    188651501                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total    818518507                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    352676500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    351580500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    704257000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data       144000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total       144000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  26512463532                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data  26764568023                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  53277031555                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   3426968033                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   3664618527                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   7091586560                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  12350765593                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  13459506075                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  25810271668                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data   5940630751                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   4808089000                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total  10748719751                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    220944005                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    194989500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   3426968033                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  38863229125                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    213933501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    188651501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst   3664618527                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data  40224074098                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  86997408290                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    220944005                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    194989500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   3426968033                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  38863229125                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    213933501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    188651501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst   3664618527                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data  40224074098                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  86997408290                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    781472499                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   3170031500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst    514421000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2673046500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   7138971499                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    781472499                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   3170031500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst    514421000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2673046500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   7138971499                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.005056                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.013284                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.004992                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.012848                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.007067                       # mshr miss rate for ReadReq accesses
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.780968                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.784736                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.782808                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.285714                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.246062                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.250402                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.248220                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.005255                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.006247                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.005756                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.043502                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.041197                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.042360                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.406087                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.419053                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.412639                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.004516                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.011129                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.005255                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.089384                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.004810                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.013130                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.006247                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.088884                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.034482                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.004516                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.011129                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.005255                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.089384                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.004810                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.013130                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.006247                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.088884                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.034482                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 127201.351203                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 126401.363858                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 128009.138360                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 128990.776520                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 127702.826866                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 67993.299247                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 68001.150457                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 67997.142779                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        69125                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        69125                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 140871.038586                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 140600.346714                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 140735.249970                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 125198.239942                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 125863.572409                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 125562.592552                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 131859.126889                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 129652.622097                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 130796.418389                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 70089.561317                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 69667.464087                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 69872.950465                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 127201.351203                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 126401.363858                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 125198.239942                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 137478.571334                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 128009.138360                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 128990.776520                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 125863.572409                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 136682.806073                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 135830.548449                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 127201.351203                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 126401.363858                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 125198.239942                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 137478.571334                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 128009.138360                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 128990.776520                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 125863.572409                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 136682.806073                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 135830.548449                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 112200.316431                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 170980.180394                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 112191.987513                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 174056.876263                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 149593.183366                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 112200.316431                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 88578.130284                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 112191.987513                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 84048.816186                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 92324.958248                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               54323                       # Transaction distribution
-system.membus.trans_dist::ReadResp             471198                       # Transaction distribution
-system.membus.trans_dist::WriteReq              33696                       # Transaction distribution
-system.membus.trans_dist::WriteResp             33696                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1243365                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           218846                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            37171                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.780666                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.783455                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.782055                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.261389                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.266869                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.264109                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.005435                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005878                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.005656                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.041594                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.043961                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.042782                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.441504                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.390532                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.417207                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.005056                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.013284                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.005435                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.092152                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.004992                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.012848                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.005878                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.094378                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.036182                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.005056                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.013284                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.005435                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.092152                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.004992                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.012848                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.005878                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.094378                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.036182                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 79333.574506                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 78688.256659                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 78738.866765                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 78768.893946                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 78893.350072                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19004.014441                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19028.007793                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19015.984879                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        72000                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        72000                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 92332.559725                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 92674.455243                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 92504.000491                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 76351.662797                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 75856.313952                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 76094.883362                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 80750.347127                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 82691.860604                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 81751.288869                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 20825.027872                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 20919.196314                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 20867.046041                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 79333.574506                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 78688.256659                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 76351.662797                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 88307.257192                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 78738.866765                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 78768.893946                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 75856.313952                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 89076.252130                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 87414.462692                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 79333.574506                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 78688.256659                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 76351.662797                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 88307.257192                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 78738.866765                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 78768.893946                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 75856.313952                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 89076.252130                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 87414.462692                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 62829.433912                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 177423.826048                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 62734.268293                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 169041.073800                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 131429.203929                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 62829.433912                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 86046.293532                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 62734.268293                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 87537.545848                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 81110.850412                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       3192252                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      1599225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         2999                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               54318                       # Transaction distribution
+system.membus.trans_dist::ReadResp             482453                       # Transaction distribution
+system.membus.trans_dist::WriteReq              33697                       # Transaction distribution
+system.membus.trans_dist::WriteResp             33697                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1307113                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           222137                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            37798                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            524316                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           524316                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        416875                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        614824                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            575301                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           575301                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        428135                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        621651                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122704                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           76                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6858                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3802484                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      3932122                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237507                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       237507                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                4169629                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           78                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6864                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      4001476                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      4131122                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237676                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       237676                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                4368798                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155834                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port         2148                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13716                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    133717932                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total    133889630                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7241472                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7241472                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               141131102                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                             3009                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3143476                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port         2212                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13728                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    141781676                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    141953450                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7253312                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7253312                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               149206762                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                             2813                       # Total snoops (count)
+system.membus.snoop_fanout::samples           1750905                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.020034                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.140117                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 3143476    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 1715827     98.00%     98.00% # Request fanout histogram
+system.membus.snoop_fanout::1                   35078      2.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             3143476                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           114116000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             1750905                       # Request fanout histogram
+system.membus.reqLayer0.occupancy           114103000                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy               50156                       # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy               51156                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             5372500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             5413500                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          8328651016                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          8735804910                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         5128575160                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         5454823379                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           44638442                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           44601796                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2716,64 +2725,64 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     54578445                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests     27714706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         5543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           2124                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         2124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests     55407066                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests     28133350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         5182                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           1867                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         1867                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq            2026220                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp          25543991                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             33696                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            33696                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      9308329                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean     16323462                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2693882                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           46501                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq            14                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          46515                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq          2114895                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp         2114895                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq      16324325                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      7201544                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq      1338457                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp      1231793                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     49012603                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     31846136                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       876413                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      2521080                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              84256232                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   2090728512                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1112078430                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2928944                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      8475824                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total             3214211710                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         2126745                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples         30549096                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.026641                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.161031                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq            2058891                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp          25917963                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             33697                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            33697                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      9449679                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean     16477862                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2759760                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           47359                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq            13                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp          47372                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq          2180704                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp         2180704                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq      16478635                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      7382055                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq      1266688                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp      1234652                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     49475900                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     32614875                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       885296                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      2587313                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              85563384                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   2110504128                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1140051882                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2983576                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      8760712                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total             3262300298                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1987088                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples         30865453                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.026594                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.160894                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0               29735242     97.34%     97.34% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 813854      2.66%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0               30044617     97.34%     97.34% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 820836      2.66%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total           30549096                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy        52321567856                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total           30865453                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy        53089488175                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy          1445388                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy          1406902                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy       24533352992                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy       24765766555                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy       14657364738                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy       15040405076                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy         510704141                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy         512773114                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy        1464609307                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy        1495395971                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   16351                       # number of quiesce instructions executed
+system.cpu0.kern.inst.quiesce                   16437                       # number of quiesce instructions executed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
 
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt
index ab74bea7e..0789be798 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-timing/stats.txt
@@ -1,160 +1,160 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                 51.799232                       # Number of seconds simulated
-sim_ticks                                51799232151500                       # Number of ticks simulated
-final_tick                               51799232151500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                 51.821000                       # Number of seconds simulated
+sim_ticks                                51820999867500                       # Number of ticks simulated
+final_tick                               51820999867500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 780767                       # Simulator instruction rate (inst/s)
-host_op_rate                                   917508                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            48392163425                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 677024                       # Number of bytes of host memory used
-host_seconds                                  1070.41                       # Real time elapsed on the host
-sim_insts                                   835736802                       # Number of instructions simulated
-sim_ops                                     982105580                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 784285                       # Simulator instruction rate (inst/s)
+host_op_rate                                   921634                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            45455267989                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 675212                       # Number of bytes of host memory used
+host_seconds                                  1140.04                       # Real time elapsed on the host
+sim_insts                                   894119248                       # Number of instructions simulated
+sim_ops                                    1050702892                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker        74880                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.itb.walker        80448                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          2375384                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         17755184                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker        76352                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.itb.walker        77888                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst          2376540                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data         17975768                       # Number of bytes read from this memory
-system.physmem.bytes_read::realview.ide        395840                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             41188284                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      2375384                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst      2376540                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         4751924                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     62641792                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu0.data         15860                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu1.data          4720                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          62662372                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker         1170                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.itb.walker         1257                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             57776                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            277428                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker         1193                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.itb.walker         1217                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             56880                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data            280881                       # Number of read requests responded to by this memory
-system.physmem.num_reads::realview.ide           6185                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                683987                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          978778                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu0.data             1983                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu1.data              590                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               981351                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker          1446                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.itb.walker          1553                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst               45858                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              342769                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker          1474                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.itb.walker          1504                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               45880                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              347028                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide             7642                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  795152                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst          45858                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          45880                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              91737                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1209319                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data                306                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu1.data                 91                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1209716                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1209319                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker         1446                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker         1553                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst              45858                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             343075                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker         1474                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.itb.walker         1504                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              45880                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             347119                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide            7642                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2004869                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        683987                       # Number of read requests accepted
-system.physmem.writeReqs                       981351                       # Number of write requests accepted
-system.physmem.readBursts                      683987                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     981351                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 43730304                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     44864                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  62662336                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  41188284                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               62662372                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      701                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    2245                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bytes_read::cpu0.dtb.walker       122816                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker       126336                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          2599472                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         26029680                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker       150208                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker       131904                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst          2604676                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data         25292888                       # Number of bytes read from this memory
+system.physmem.bytes_read::realview.ide        407488                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             57465468                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      2599472                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst      2604676                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         5204148                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks     78618432                       # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data             4                       # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data         20576                       # Number of bytes written to this memory
+system.physmem.bytes_written::total          78639012                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker         1919                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker         1974                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             64898                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            406717                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker         2347                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker         2061                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst             56824                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data            395211                       # Number of read requests responded to by this memory
+system.physmem.num_reads::realview.ide           6367                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                938318                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks         1228413                       # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data                1                       # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data             2572                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total              1230986                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker          2370                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker          2438                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               50163                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              502300                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker          2899                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker          2545                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               50263                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              488082                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide             7863                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 1108922                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          50163                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          50263                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             100425                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1517115                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data                  0                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data                397                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                1517512                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1517115                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker         2370                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker         2438                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              50163                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             502300                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker         2899                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker         2545                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              50263                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             488479                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide            7863                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                2626435                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        938318                       # Number of read requests accepted
+system.physmem.writeReqs                      1230986                       # Number of write requests accepted
+system.physmem.readBursts                      938318                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                    1230986                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 60016640                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                     35712                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                  78638272                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  57465468                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys               78639012                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      558                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    2260                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               41322                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               41177                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               39218                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               39952                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               41092                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               49504                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               36877                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               36988                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               38459                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               81977                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              39138                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              41925                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              38445                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              41518                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              36799                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              38895                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               61042                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               63110                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               61459                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               62355                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               60847                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               67831                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               59687                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               59677                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               60696                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               62695                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              60108                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              60915                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              59030                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              62102                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              56975                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              60570                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               57802                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               61444                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               58618                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               56911                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               53280                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               57178                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               52016                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               52831                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               55081                       # Per bank write bursts
+system.physmem.perBankRdBursts::9              100686                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              57898                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              58894                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              52465                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              56002                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              52925                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              53729                       # Per bank write bursts
+system.physmem.perBankWrBursts::0               76591                       # Per bank write bursts
+system.physmem.perBankWrBursts::1               80097                       # Per bank write bursts
+system.physmem.perBankWrBursts::2               79619                       # Per bank write bursts
+system.physmem.perBankWrBursts::3               80251                       # Per bank write bursts
+system.physmem.perBankWrBursts::4               74804                       # Per bank write bursts
+system.physmem.perBankWrBursts::5               78970                       # Per bank write bursts
+system.physmem.perBankWrBursts::6               72699                       # Per bank write bursts
+system.physmem.perBankWrBursts::7               74032                       # Per bank write bursts
+system.physmem.perBankWrBursts::8               75192                       # Per bank write bursts
+system.physmem.perBankWrBursts::9               79224                       # Per bank write bursts
+system.physmem.perBankWrBursts::10              76715                       # Per bank write bursts
+system.physmem.perBankWrBursts::11              78463                       # Per bank write bursts
+system.physmem.perBankWrBursts::12              72476                       # Per bank write bursts
+system.physmem.perBankWrBursts::13              78380                       # Per bank write bursts
+system.physmem.perBankWrBursts::14              75126                       # Per bank write bursts
+system.physmem.perBankWrBursts::15              76084                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          35                       # Number of times write queue was full causing retry
-system.physmem.totGap                    51799229214500                       # Total gap between requests
+system.physmem.numWrRetry                          41                       # Number of times write queue was full causing retry
+system.physmem.totGap                    51820996946500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                   43101                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      13                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       2                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  640871                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  895202                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      1                       # Write request sizes (log2)
 system.physmem.writePktSize::3                   2572                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 978778                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    654776                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     22950                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       392                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       323                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       447                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                       529                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                       496                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      1170                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                       667                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                       289                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                      342                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      149                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      147                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      110                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                      105                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                      101                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                       90                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                       88                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                       66                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                       49                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                1228413                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    903707                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     28267                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                       428                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                       324                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                       501                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                       483                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                       651                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                       492                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      1166                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                       300                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                      397                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                      175                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                      182                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                      126                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                      116                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                      116                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                      102                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17                       97                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18                       76                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19                       52                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20                        1                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21                        1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
@@ -165,188 +165,191 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                      1596                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                      1526                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                      1505                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                      1480                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                      1461                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                      1451                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                      1436                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                      1423                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                      1403                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                      1385                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                     1368                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                     1354                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                     1352                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                     1337                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                     1326                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    31896                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    37595                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    53715                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    53386                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    56244                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    54082                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    56988                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    54298                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    54807                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    54383                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    55346                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    57492                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    55406                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    55164                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    56641                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    53923                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    52610                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    52233                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     2219                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      884                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      692                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      529                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      505                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      476                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      464                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      357                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      370                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      327                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      341                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      357                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      390                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      249                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      283                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      272                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      263                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      294                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      249                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      276                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      183                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      195                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      132                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                      181                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      204                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                      131                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                      144                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                      178                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      188                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       72                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       89                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       437346                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      243.268076                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     146.507272                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     286.058540                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         195461     44.69%     44.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       115696     26.45%     71.15% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        38501      8.80%     79.95% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        20148      4.61%     84.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        13086      2.99%     87.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         8742      2.00%     89.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         7314      1.67%     91.22% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         5744      1.31%     92.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        32654      7.47%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         437346                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         51642                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        13.230801                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      107.035752                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          51638     99.99%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6144-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::0                      1654                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                      1576                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                      1551                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                      1523                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                      1496                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                      1476                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                      1465                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                      1448                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                      1429                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                      1417                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                     1409                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                     1393                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                     1380                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                     1368                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                     1361                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                    33745                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                    39129                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                    66568                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                    69544                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                    72891                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                    70544                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                    68952                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                    71209                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                    73943                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                    70814                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                    76250                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    74490                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                    70684                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                    68944                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                    68807                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                    66563                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                    66004                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                    65153                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                     1443                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                     1288                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                     1148                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      895                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      681                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      608                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      531                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      417                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      398                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      369                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      415                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      400                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      320                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      397                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      331                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      269                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      273                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      231                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      215                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      188                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      217                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      190                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      202                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      211                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                      188                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                      126                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                      117                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                      120                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                      138                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       84                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                      136                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples       563401                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      246.102850                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     148.051526                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     287.279361                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127         250361     44.44%     44.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255       146586     26.02%     70.46% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383        50209      8.91%     79.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511        27045      4.80%     84.17% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639        18004      3.20%     87.36% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767        12090      2.15%     89.51% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         8995      1.60%     91.11% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         7664      1.36%     92.47% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        42447      7.53%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total         563401                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples         65697                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        14.273848                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      106.818256                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-1023          65693     99.99%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::7168-8191            1      0.00%    100.00% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::17408-18431            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           51642                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         51642                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        18.959355                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.129785                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        8.514310                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3               120      0.23%      0.23% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                58      0.11%      0.34% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11               71      0.14%      0.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15             110      0.21%      0.70% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19           46610     90.26%     90.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23            2201      4.26%     95.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27             409      0.79%     96.01% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31             381      0.74%     96.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35             125      0.24%     96.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              97      0.19%     97.17% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43             249      0.48%     97.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              37      0.07%     97.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             313      0.61%     98.33% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              78      0.15%     98.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59              24      0.05%     98.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              64      0.12%     98.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67             317      0.61%     99.27% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71              20      0.04%     99.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75              23      0.04%     99.35% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79             120      0.23%     99.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83             150      0.29%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               1      0.00%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               1      0.00%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               1      0.00%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-99               1      0.00%     99.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             3      0.01%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-107             3      0.01%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             3      0.01%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             2      0.00%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.00%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131            12      0.02%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             3      0.01%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             2      0.00%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             4      0.01%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147            17      0.03%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-163             3      0.01%     99.99% # Writes before turning the bus around for reads
+system.physmem.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total           65697                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples         65697                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        18.702878                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.053855                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev        6.999985                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3               137      0.21%      0.21% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                78      0.12%      0.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-11               60      0.09%      0.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15              99      0.15%      0.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19           51857     78.93%     79.50% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23            9705     14.77%     94.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27            1082      1.65%     95.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31             596      0.91%     96.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             852      1.30%     98.13% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39             335      0.51%     98.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              83      0.13%     98.76% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              33      0.05%     98.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              55      0.08%     98.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55              34      0.05%     98.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59              40      0.06%     99.01% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63              30      0.05%     99.05% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             421      0.64%     99.70% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71              37      0.06%     99.75% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75              32      0.05%     99.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79              35      0.05%     99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83              21      0.03%     99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               5      0.01%     99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               1      0.00%     99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               2      0.00%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               2      0.00%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             4      0.01%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             1      0.00%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111            14      0.02%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             2      0.00%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123             1      0.00%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             3      0.00%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            17      0.03%     99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             2      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-139             2      0.00%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             8      0.01%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             1      0.00%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-155             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             2      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             1      0.00%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::164-167             1      0.00%     99.99% # Writes before turning the bus around for reads
 system.physmem.wrPerTurnAround::168-171             1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             4      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::196-199             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::252-255             1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           51642                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     9080957107                       # Total ticks spent queuing
-system.physmem.totMemAccLat               21892569607                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   3416430000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       13290.13                       # Average queueing delay per DRAM burst
+system.physmem.wrPerTurnAround::188-191             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-195             2      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::208-211             1      0.00%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total           65697                       # Writes before turning the bus around for reads
+system.physmem.totQLat                    12237400086                       # Total ticks spent queuing
+system.physmem.totMemAccLat               29820400086                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   4688800000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       13049.61                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  32040.13                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           0.84                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           1.21                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        0.80                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        1.21                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  31799.61                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           1.16                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           1.52                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        1.11                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        1.52                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
 system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        11.30                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     503634                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    721404                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   73.71                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.68                       # Row buffer hit rate for writes
-system.physmem.avgGap                     31104333.90                       # Average gap between requests
-system.physmem.pageHitRate                      73.69                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 1696456440                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  925645875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                2543814000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3214131840                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           3383273718240                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           1286151175755                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           29951333686500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             34629138628650                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.526160                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   49826371298908                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    1729690040000                       # Time in different power states
+system.physmem.avgWrQLen                         7.91                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     705929                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                    897152                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   75.28                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  73.01                       # Row buffer hit rate for writes
+system.physmem.avgGap                     23888305.63                       # Average gap between requests
+system.physmem.pageHitRate                      73.99                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                 2146397400                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                 1171149375                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                3510585000                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy               3998568240                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           3384695652000                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy           1301998363920                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           29950494857250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             34648015573185                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              668.609580                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   49824747021214                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    1730417000000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    243166128592                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT    265835434786                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 1609879320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  878406375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                2785777800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3130429680                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           3383273718240                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           1282982007105                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           29954113659000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             34628773877520                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.519119                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   49831003018963                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    1729690040000                       # Time in different power states
+system.physmem_1.actEnergy                 2112914160                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                 1152879750                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                3803904000                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy               3963556800                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           3384695652000                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy           1301510416275                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           29950922881500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             34648162204485                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.612409                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   49825423536265                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    1730417000000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    238538435537                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT    265157286235                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           96                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu0.data           36                       # Number of bytes read from this memory
@@ -400,70 +403,64 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                   118484                       # Table walker walks requested
-system.cpu0.dtb.walker.walksLong               118484                       # Table walker walks initiated with long descriptors
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        17724                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        86321                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore            9                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples       118475                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::mean     0.236337                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::stdev    81.347587                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0-2047       118474    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::26624-28671            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total       118475                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples       104054                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 25330.679263                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 21934.679716                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev 16178.136591                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-65535       103422     99.39%     99.39% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::65536-131071            1      0.00%     99.39% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-196607          549      0.53%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::196608-262143           13      0.01%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::262144-327679           39      0.04%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::327680-393215            8      0.01%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::393216-458751           17      0.02%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walks                   133030                       # Table walker walks requested
+system.cpu0.dtb.walker.walksLong               133030                       # Table walker walks initiated with long descriptors
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level2        21129                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksLongTerminationLevel::Level3        95696                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.dtb.walker.walksSquashedBefore           11                       # Table walks squashed before starting
+system.cpu0.dtb.walker.walkWaitTime::samples       133019                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0         133019    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total       133019                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples       116836                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 25679.131432                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 22619.213536                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev 13703.555245                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-65535       115888     99.19%     99.19% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::65536-131071          821      0.70%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-196607           61      0.05%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::196608-262143           31      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::262144-327679           22      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::327680-393215            8      0.01%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::393216-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
 system.cpu0.dtb.walker.walkCompletionTime::458752-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
 system.cpu0.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total       104054                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples  -2515798788                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     1.690729                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::gmean          inf                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0     1737735704    -69.07%    -69.07% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1    -4253534492    169.07%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total  -2515798788                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K        86322     82.97%     82.97% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::2M        17724     17.03%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total       104046                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       118484                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkCompletionTime::total       116836                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples   9230012852                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::mean     1.024648                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0     -227501296     -2.46%     -2.46% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::1     9457514148    102.46%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total   9230012852                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K        95697     81.91%     81.91% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::2M        21129     18.09%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total       116826                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       133030                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       118484                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       104046                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       133030                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       116826                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       104046                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total       222530                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       116826                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total       249856                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    78608030                       # DTB read hits
-system.cpu0.dtb.read_misses                     90806                       # DTB read misses
-system.cpu0.dtb.write_hits                   71283429                       # DTB write hits
-system.cpu0.dtb.write_misses                    27678                       # DTB write misses
-system.cpu0.dtb.flush_tlb                       51806                       # Number of times complete TLB was flushed
+system.cpu0.dtb.read_hits                    83528271                       # DTB read hits
+system.cpu0.dtb.read_misses                    101098                       # DTB read misses
+system.cpu0.dtb.write_hits                   76299925                       # DTB write hits
+system.cpu0.dtb.write_misses                    31932                       # DTB write misses
+system.cpu0.dtb.flush_tlb                       51828                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.dtb.flush_tlb_mva_asid              19521                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.dtb.flush_tlb_asid                    503                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                   69055                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_tlb_mva_asid              21506                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid                    536                       # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries                   73288                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  4281                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  4644                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                     9631                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                78698836                       # DTB read accesses
-system.cpu0.dtb.write_accesses               71311107                       # DTB write accesses
+system.cpu0.dtb.perms_faults                     9926                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                83629369                       # DTB read accesses
+system.cpu0.dtb.write_accesses               76331857                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                        149891459                       # DTB hits
-system.cpu0.dtb.misses                         118484                       # DTB misses
-system.cpu0.dtb.accesses                    150009943                       # DTB accesses
+system.cpu0.dtb.hits                        159828196                       # DTB hits
+system.cpu0.dtb.misses                         133030                       # DTB misses
+system.cpu0.dtb.accesses                    159961226                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -493,555 +490,555 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                    76645                       # Table walker walks requested
-system.cpu0.itb.walker.walksLong                76645                       # Table walker walks initiated with long descriptors
-system.cpu0.itb.walker.walksLongTerminationLevel::Level2         4248                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walksLongTerminationLevel::Level3        67077                       # Level at which table walker walks with long descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples        76645                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0          76645    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total        76645                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples        71325                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 28947.290571                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 25637.754479                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev 19237.260354                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-65535        70555     98.92%     98.92% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::65536-131071            2      0.00%     98.92% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-196607          668      0.94%     99.86% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::196608-262143           18      0.03%     99.89% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::262144-327679           42      0.06%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::327680-393215           15      0.02%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::393216-458751           21      0.03%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total        71325                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples   1705681704                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     1705681704    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total   1705681704                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K        67077     94.04%     94.04% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::2M         4248      5.96%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total        71325                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                    78025                       # Table walker walks requested
+system.cpu0.itb.walker.walksLong                78025                       # Table walker walks initiated with long descriptors
+system.cpu0.itb.walker.walksLongTerminationLevel::Level2         4409                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walksLongTerminationLevel::Level3        67964                       # Level at which table walker walks with long descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples        78025                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0          78025    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total        78025                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples        72373                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 28767.572161                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 25800.961773                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev 15890.832899                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-65535        71328     98.56%     98.56% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::65536-131071          906      1.25%     99.81% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::131072-196607           58      0.08%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::196608-262143           43      0.06%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::262144-327679           19      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::327680-393215           14      0.02%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::393216-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::458752-524287            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total        72373                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples   -294749296                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0     -294749296    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total   -294749296                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K        67964     93.91%     93.91% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::2M         4409      6.09%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total        72373                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        76645                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total        76645                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst        78025                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total        78025                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        71325                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total        71325                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total       147970                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   417906874                       # ITB inst hits
-system.cpu0.itb.inst_misses                     76645                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst        72373                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total        72373                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total       150398                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   446488504                       # ITB inst hits
+system.cpu0.itb.inst_misses                     78025                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                       51806                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb                       51828                       # Number of times complete TLB was flushed
 system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu0.itb.flush_tlb_mva_asid              19521                       # Number of times TLB was flushed by MVA & ASID
-system.cpu0.itb.flush_tlb_asid                    503                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                   51690                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_tlb_mva_asid              21506                       # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid                    536                       # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries                   53811                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               417983519                       # ITB inst accesses
-system.cpu0.itb.hits                        417906874                       # DTB hits
-system.cpu0.itb.misses                          76645                       # DTB misses
-system.cpu0.itb.accesses                    417983519                       # DTB accesses
-system.cpu0.numCycles                     51800067955                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               446566529                       # ITB inst accesses
+system.cpu0.itb.hits                        446488504                       # DTB hits
+system.cpu0.itb.misses                          78025                       # DTB misses
+system.cpu0.itb.accesses                    446566529                       # DTB accesses
+system.cpu0.numCycles                     51821574278                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                   16018                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  417645333                       # Number of instructions committed
-system.cpu0.committedOps                    490761503                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            451046619                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                435772                       # Number of float alu accesses
-system.cpu0.num_func_calls                   25047272                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     63386661                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   451046619                       # number of integer instructions
-system.cpu0.num_fp_insts                       435772                       # number of float instructions
-system.cpu0.num_int_register_reads          653989680                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         357583746                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              703407                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             366712                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           108509856                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes          108205607                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                    149883436                       # number of memory refs
-system.cpu0.num_load_insts                   78604497                       # Number of load instructions
-system.cpu0.num_store_insts                  71278939                       # Number of store instructions
-system.cpu0.num_idle_cycles              50264779959.264511                       # Number of idle cycles
-system.cpu0.num_busy_cycles              1535287995.735491                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.029639                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.970361                       # Percentage of idle cycles
-system.cpu0.Branches                         93191056                       # Number of branches fetched
+system.cpu0.kern.inst.quiesce                   16348                       # number of quiesce instructions executed
+system.cpu0.committedInsts                  446216062                       # Number of instructions committed
+system.cpu0.committedOps                    524400051                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            481388306                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                440832                       # Number of float alu accesses
+system.cpu0.num_func_calls                   26357525                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     68205669                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   481388306                       # number of integer instructions
+system.cpu0.num_fp_insts                       440832                       # number of float instructions
+system.cpu0.num_int_register_reads          703333504                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         381971540                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              708271                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             380080                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           117540708                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes          117236412                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                    159819450                       # number of memory refs
+system.cpu0.num_load_insts                   83525533                       # Number of load instructions
+system.cpu0.num_store_insts                  76293917                       # Number of store instructions
+system.cpu0.num_idle_cycles              50236144373.803871                       # Number of idle cycles
+system.cpu0.num_busy_cycles              1585429904.196130                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.030594                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.969406                       # Percentage of idle cycles
+system.cpu0.Branches                         99643757                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                339970284     69.23%     69.23% # Class of executed instruction
-system.cpu0.op_class::IntMult                 1088528      0.22%     69.46% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    48838      0.01%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  4      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                 11      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                 16      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.47% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc             53987      0.01%     69.48% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.48% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.48% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.48% # Class of executed instruction
-system.cpu0.op_class::MemRead                78604497     16.01%     85.48% # Class of executed instruction
-system.cpu0.op_class::MemWrite               71278939     14.52%    100.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                363667031     69.31%     69.31% # Class of executed instruction
+system.cpu0.op_class::IntMult                 1107197      0.21%     69.52% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    49205      0.01%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc             55532      0.01%     69.54% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     69.54% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     69.54% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     69.54% # Class of executed instruction
+system.cpu0.op_class::MemRead                83525533     15.92%     85.46% # Class of executed instruction
+system.cpu0.op_class::MemWrite               76293917     14.54%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 491045105                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          9348690                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.942765                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs          290545917                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          9349202                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            31.077082                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       5830459500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   239.060392                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   272.882373                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.466915                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.532973                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999888                       # Average percentage of cache occupancy
+system.cpu0.op_class::total                 524698416                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements         10234473                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.965653                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs          310064662                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs         10234985                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            30.294589                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       3504381500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   238.684462                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data   273.281191                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.466181                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.533752                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999933                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          413                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          406                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses       1209380446                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses      1209380446                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     73565050                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     73675214                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total      147240264                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     67654945                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data     67959241                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total     135614186                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       188452                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       185421                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       373873                       # number of SoftPFReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu0.data       174201                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::cpu1.data       157964                       # number of WriteLineReq hits
-system.cpu0.dcache.WriteLineReq_hits::total       332165                       # number of WriteLineReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1663387                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      1666647                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total      3330034                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data      1801503                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data      1811825                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total      3613328                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data    141394196                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data    141792419                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total       283186615                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data    141582648                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data    141977840                       # number of overall hits
-system.cpu0.dcache.overall_hits::total      283560488                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      2455322                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data      2424347                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      4879669                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data      1010929                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data       979195                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total      1990124                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       579794                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data       548628                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total      1128422                       # number of SoftPFReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu0.data       615937                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::cpu1.data       604869                       # number of WriteLineReq misses
-system.cpu0.dcache.WriteLineReq_misses::total      1220806                       # number of WriteLineReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       138893                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       146035                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total       284928                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
+system.cpu0.dcache.tags.tag_accesses       1291899613                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses      1291899613                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     78014225                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     78760782                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total      156775007                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     72354151                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data     72480719                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total     144834870                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       196883                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       197851                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       394734                       # number of SoftPFReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu0.data       165349                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::cpu1.data       170410                       # number of WriteLineReq hits
+system.cpu0.dcache.WriteLineReq_hits::total       335759                       # number of WriteLineReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      1859357                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data      1826349                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total      3685706                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data      2010395                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data      1982201                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total      3992596                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data    150533725                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data    151411911                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total       301945636                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data    150730608                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data    151609762                       # number of overall hits
+system.cpu0.dcache.overall_hits::total      302340370                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      2625385                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data      2694018                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      5319403                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data      1122925                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data      1101435                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total      2224360                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       663805                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data       649032                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total      1312837                       # number of SoftPFReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu0.data       621975                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::cpu1.data       610318                       # number of WriteLineReq misses
+system.cpu0.dcache.WriteLineReq_misses::total      1232293                       # number of WriteLineReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data       151866                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data       156716                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total       308582                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      4082188                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data      4008411                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       8090599                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      4661982                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data      4557039                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      9219021                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  42484250000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data  41555213000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  84039463000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  34427531000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data  34839037500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  69266568500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  24097071500                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data  24097548000                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.WriteLineReq_miss_latency::total  48194619500                       # number of WriteLineReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2157672000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data   2231824000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total   4389496000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        80000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data        82000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       162000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data 101008852500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data 100491798500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total 201500651000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data 101008852500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data 100491798500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total 201500651000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     76020372                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     76099561                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total    152119933                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     68665874                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data     68938436                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total    137604310                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       768246                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       734049                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total      1502295                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       790138                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       762833                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.WriteLineReq_accesses::total      1552971                       # number of WriteLineReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      1802280                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      1812682                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total      3614962                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      1801504                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      1811826                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total      3613330                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data    145476384                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data    145800830                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total    291277214                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data    146244630                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data    146534879                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total    292779509                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032298                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.031858                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.032078                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.014722                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014204                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.014463                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.754698                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.747400                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.751132                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.779531                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.792925                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_miss_rate::total     0.786110                       # miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.077065                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.080563                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.078819                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      4370285                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data      4405771                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       8776056                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      5034090                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data      5054803                       # number of overall misses
+system.cpu0.dcache.overall_misses::total     10088893                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  41885369000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data  42555624000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  84440993000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  34281339500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data  33248400000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  67529739500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu0.data  12795660500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::cpu1.data  12469449500                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.WriteLineReq_miss_latency::total  25265110000                       # number of WriteLineReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data   2230451000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data   2307866000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total   4538317000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       146000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data        83000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       229000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  88962369000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data  88273473500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 177235842500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  88962369000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data  88273473500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 177235842500                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     80639610                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     81454800                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total    162094410                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     73477076                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data     73582154                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total    147059230                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       860688                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       846883                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total      1707571                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu0.data       787324                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::cpu1.data       780728                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.WriteLineReq_accesses::total      1568052                       # number of WriteLineReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      2011223                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data      1983065                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total      3994288                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      2010398                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data      1982202                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total      3992600                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data    154904010                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data    155817682                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total    310721692                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data    155764698                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data    156664565                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total    312429263                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.032557                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.033074                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.032817                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.015283                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014969                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.015126                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.771249                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.766377                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.768833                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu0.data     0.789986                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::cpu1.data     0.781729                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_miss_rate::total     0.785875                       # miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.075509                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.079027                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.077256                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000001                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000001                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000001                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.028061                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.027492                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.027776                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.031878                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.031099                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.031488                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17302.924016                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 17140.785952                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 17222.369591                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 34055.340187                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 35579.264089                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 34805.152091                       # average WriteReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 39122.623742                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 39839.284209                       # average WriteLineReq miss latency
-system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 39477.705303                       # average WriteLineReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15534.778571                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 15282.802068                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15405.632300                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        80000                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data        82000                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        81000                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24743.802221                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 25070.233192                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 24905.529368                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21666.504182                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 22051.994398                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 21857.055212                       # average overall miss latency
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.028213                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.028275                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.028244                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.032319                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.032265                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.032292                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 15953.991129                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15796.339891                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 15874.148471                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 30528.610103                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 30186.438601                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 30359.177246                       # average WriteReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu0.data 20572.628321                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::cpu1.data 20431.069541                       # average WriteLineReq miss latency
+system.cpu0.dcache.WriteLineReq_avg_miss_latency::total 20502.518476                       # average WriteLineReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14686.967458                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14726.422318                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14707.004945                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 48666.666667                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data        83000                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        57250                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 20356.193932                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 20035.874198                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 20195.386458                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 17671.986198                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 17463.286601                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 17567.422164                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      7311510                       # number of writebacks
-system.cpu0.dcache.writebacks::total          7311510                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        10741                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data        10926                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total        21667                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         9837                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data        11420                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total        21257                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        34142                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data        33805                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        67947                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data        20578                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data        22346                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total        42924                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data        20578                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data        22346                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total        42924                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2444581                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data      2413421                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total      4858002                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1001092                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       967775                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total      1968867                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       578929                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       547722                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total      1126651                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       615937                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       604869                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.WriteLineReq_mshr_misses::total      1220806                       # number of WriteLineReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       104751                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data       112230                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total       216981                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.writebacks::writebacks      7894898                       # number of writebacks
+system.cpu0.dcache.writebacks::total          7894898                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         9495                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data        12245                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total        21740                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         9899                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data        11338                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total        21237                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        35923                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data        35789                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        71712                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data        19394                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data        23583                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total        42977                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data        19394                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data        23583                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total        42977                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2615890                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data      2681773                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total      5297663                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data      1113026                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data      1090097                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total      2203123                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       662931                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data       648115                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total      1311046                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu0.data       621975                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::cpu1.data       610318                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.WriteLineReq_mshr_misses::total      1232293                       # number of WriteLineReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data       115943                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data       120927                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total       236870                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
 system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      4061610                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data      3986065                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      8047675                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      4640539                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data      4533787                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      9174326                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        17141                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16563                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        33704                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        18220                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        15489                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        33709                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        35361                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        32052                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        67413                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  39404055500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data  38485092000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  77889147500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  32954735000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data  33366748000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  66321483000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  10711932500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  10507751500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  21219684000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  23481134500                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  23492679000                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  46973813500                       # number of WriteLineReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1456238000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1530654000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2986892000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        79000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        81000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       160000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  95839925000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  95344519000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total 191184444000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 106551857500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 105852270500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total 212404128000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3180599500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3018965000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6199564500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3180599500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3018965000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6199564500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032157                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.031714                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.031935                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.014579                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014038                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014308                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.753572                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.746165                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.749953                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.779531                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.792925                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.786110                       # mshr miss rate for WriteLineReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.058121                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.061914                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.060023                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      4350891                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data      4382188                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      8733079                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      5013822                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data      5030303                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total     10044125                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        16759                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16947                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        33706                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15119                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        18591                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        33710                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        31878                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        35538                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        67416                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  39006077000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data  39571050000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78577127000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  32849881500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data  31814880500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  64664762000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data  10562457500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data  10483200000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  21045657500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu0.data  12173685500                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::cpu1.data  11859131500                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.WriteLineReq_mshr_miss_latency::total  24032817000                       # number of WriteLineReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data   1545963000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data   1623615500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   3169578500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       143000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        82000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       225000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  84029644000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  83245062000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 167274706000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  94592101500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  93728262000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 188320363500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3122320000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3110634500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6232954500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3122320000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3110634500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6232954500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.032439                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.032923                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032683                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015148                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.014815                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014981                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.770234                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.765295                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.767784                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu0.data     0.789986                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::cpu1.data     0.781729                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.WriteLineReq_mshr_miss_rate::total     0.785875                       # mshr miss rate for WriteLineReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.057648                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.060980                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059302                       # mshr miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000001                       # mshr miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000001                       # mshr miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.027919                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.027339                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.027629                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031731                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.030940                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.031335                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 16118.940424                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15946.282062                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16033.164972                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 32918.787684                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 34477.794942                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 33685.100619                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 18503.015914                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 19184.461278                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 18834.300950                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 38122.623742                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 38839.284209                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 38477.705303                       # average WriteLineReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13901.900698                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13638.545843                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13765.684553                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        79000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        81000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        80000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 23596.535610                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 23919.459166                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23756.481717                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22961.095144                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 23347.429092                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23152.014437                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 185555.072633                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 182271.629536                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 183941.505459                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 89946.537145                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 94189.598153                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 91963.931289                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements         13311280                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.820918                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          822940675                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs         13311792                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            61.820428                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      49369795500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.457113                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   269.363804                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.473549                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.526101                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.999650                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.028088                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.028124                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.028106                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.032188                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.032109                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.032148                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 14911.206893                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14755.555373                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14832.413274                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29514.028873                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 29185.366532                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29351.407979                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 15932.966629                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16174.907231                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16052.569856                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu0.data 19572.628321                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::cpu1.data 19431.069541                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.WriteLineReq_avg_mshr_miss_latency::total 19502.518476                       # average WriteLineReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13333.819204                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13426.410148                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13381.088783                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 47666.666667                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        82000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        56250                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 19313.203663                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 18996.232476                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19154.150100                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 18866.266393                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 18632.726895                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18749.305042                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 186307.058894                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 183550.746445                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184921.215807                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 97945.918815                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 87529.813158                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 92455.121930                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements         13785272                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.891071                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          880886027                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs         13785784                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            63.898145                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      31614405500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   232.219683                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst   279.671389                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.453554                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.546233                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.999787                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          217                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          192                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        849564269                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       849564269                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    411229460                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst    411711215                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      822940675                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    411229460                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst    411711215                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       822940675                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    411229460                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst    411711215                       # number of overall hits
-system.cpu0.icache.overall_hits::total      822940675                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      6677414                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst      6634383                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total     13311797                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      6677414                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst      6634383                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total      13311797                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      6677414                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst      6634383                       # number of overall misses
-system.cpu0.icache.overall_misses::total     13311797                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  91283856500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  90751913000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total 182035769500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  91283856500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst  90751913000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total 182035769500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  91283856500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst  90751913000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total 182035769500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    417906874                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst    418345598                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    836252472                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    417906874                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst    418345598                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    836252472                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    417906874                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst    418345598                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    836252472                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015978                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.015859                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.015918                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015978                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.015859                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.015918                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015978                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.015859                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.015918                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13670.540197                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13679.028329                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 13674.770544                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13670.540197                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13679.028329                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 13674.770544                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13670.540197                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13679.028329                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 13674.770544                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses        908457605                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       908457605                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    439628868                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst    441257159                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      880886027                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    439628868                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst    441257159                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       880886027                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    439628868                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst    441257159                       # number of overall hits
+system.cpu0.icache.overall_hits::total      880886027                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      6859636                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst      6926153                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total     13785789                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      6859636                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst      6926153                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total      13785789                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      6859636                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst      6926153                       # number of overall misses
+system.cpu0.icache.overall_misses::total     13785789                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  92139159000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  93034749000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total 185173908000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  92139159000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst  93034749000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total 185173908000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  92139159000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst  93034749000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total 185173908000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    446488504                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst    448183312                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    894671816                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    446488504                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst    448183312                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    894671816                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    446488504                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst    448183312                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    894671816                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.015364                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.015454                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.015409                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.015364                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.015454                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.015409                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.015364                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.015454                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.015409                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13432.077008                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13432.384326                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 13432.231409                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13432.077008                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13432.384326                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 13432.231409                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13432.077008                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13432.384326                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 13432.231409                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks     13311280                       # number of writebacks
-system.cpu0.icache.writebacks::total         13311280                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      6677414                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      6634383                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total     13311797                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      6677414                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst      6634383                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total     13311797                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      6677414                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst      6634383                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total     13311797                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        22062                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu1.inst        21063                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.writebacks::writebacks     13785272                       # number of writebacks
+system.cpu0.icache.writebacks::total         13785272                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      6859636                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst      6926153                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total     13785789                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      6859636                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst      6926153                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total     13785789                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      6859636                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst      6926153                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total     13785789                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst        25924                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu1.inst        17201                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total        43125                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        22062                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu1.inst        21063                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst        25924                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu1.inst        17201                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total        43125                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  84606442500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  84117530000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total 168723972500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  84606442500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  84117530000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total 168723972500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  84606442500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  84117530000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total 168723972500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   2780591500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst   2656208000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   5436799500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   2780591500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst   2656208000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   5436799500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015978                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015859                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015918                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015978                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.015859                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.015918                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015978                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.015859                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.015918                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12670.540197                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12679.028329                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12674.770544                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12670.540197                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12679.028329                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 12674.770544                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12670.540197                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12679.028329                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 12674.770544                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 126035.332245                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 126107.771922                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 126070.713043                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 126035.332245                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 126107.771922                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 126070.713043                       # average overall mshr uncacheable latency
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  85279523000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  86108596000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total 171388119000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  85279523000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  86108596000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total 171388119000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  85279523000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  86108596000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total 171388119000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1959551500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst   1303928500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   3263480000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   1959551500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst   1303928500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total   3263480000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.015364                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.015454                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015409                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.015364                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.015454                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.015409                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.015364                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.015454                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.015409                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12432.077008                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12432.384326                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12432.231409                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12432.077008                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12432.384326                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12432.231409                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12432.077008                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12432.384326                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12432.231409                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 75588.315846                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 75805.389222                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 75674.898551                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 75588.315846                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 75805.389222                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 75674.898551                       # average overall mshr uncacheable latency
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1071,68 +1068,73 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                   116402                       # Table walker walks requested
-system.cpu1.dtb.walker.walksLong               116402                       # Table walker walks initiated with long descriptors
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        17438                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        84735                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.dtb.walker.walksSquashedBefore            8                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples       116394                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::mean     0.103098                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::stdev    35.173529                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0-1023       116393    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::11264-12287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total       116394                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples       102181                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 25297.388947                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 21878.077952                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev 16308.937968                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-65535       101549     99.38%     99.38% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::65536-131071            2      0.00%     99.38% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::131072-196607          548      0.54%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::196608-262143           11      0.01%     99.93% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-327679           41      0.04%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::327680-393215            2      0.00%     99.97% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::393216-458751           24      0.02%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::458752-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::524288-589823            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::589824-655359            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total       102181                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples    344855740                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean    -3.415840                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0     1522827704    441.58%    441.58% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::1    -1177971964   -341.58%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total    344855740                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K        84735     82.93%     82.93% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::2M        17438     17.07%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total       102173                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       116402                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                   133445                       # Table walker walks requested
+system.cpu1.dtb.walker.walksLong               133445                       # Table walker walks initiated with long descriptors
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level2        20908                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksLongTerminationLevel::Level3        96452                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.dtb.walker.walksSquashedBefore           13                       # Table walks squashed before starting
+system.cpu1.dtb.walker.walkWaitTime::samples       133432                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::mean     0.299778                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::stdev    83.395537                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0-2047       133430    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::10240-12287            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::26624-28671            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total       133432                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples       117373                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 25894.485955                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 22861.122715                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev 13849.356083                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-32767        74140     63.17%     63.17% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-65535        42199     35.95%     99.12% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::65536-98303          555      0.47%     99.59% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-131071          343      0.29%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::131072-163839            6      0.01%     99.89% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::163840-196607           48      0.04%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::196608-229375           11      0.01%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::229376-262143           29      0.02%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::262144-294911           23      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::294912-327679            5      0.00%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::327680-360447            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::360448-393215            4      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::425984-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total       117373                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples   6007861436                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     1.129422                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0     -777548296    -12.94%    -12.94% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::1     6785409732    112.94%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total   6007861436                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K        96452     82.18%     82.18% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::2M        20908     17.82%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total       117360                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       133445                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       116402                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       102173                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       133445                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       117360                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       102173                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total       218575                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       117360                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total       250805                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    78662844                       # DTB read hits
-system.cpu1.dtb.read_misses                     89684                       # DTB read misses
-system.cpu1.dtb.write_hits                   71537174                       # DTB write hits
-system.cpu1.dtb.write_misses                    26718                       # DTB write misses
-system.cpu1.dtb.flush_tlb                       51800                       # Number of times complete TLB was flushed
+system.cpu1.dtb.read_hits                    84301684                       # DTB read hits
+system.cpu1.dtb.read_misses                    101780                       # DTB read misses
+system.cpu1.dtb.write_hits                   76371214                       # DTB write hits
+system.cpu1.dtb.write_misses                    31665                       # DTB write misses
+system.cpu1.dtb.flush_tlb                       51822                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.dtb.flush_tlb_mva_asid              18845                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.dtb.flush_tlb_asid                    504                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                   67247                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_tlb_mva_asid              21521                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid                    531                       # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries                   74029                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                  3767                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                  4498                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                     9113                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                78752528                       # DTB read accesses
-system.cpu1.dtb.write_accesses               71563892                       # DTB write accesses
+system.cpu1.dtb.perms_faults                    10027                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                84403464                       # DTB read accesses
+system.cpu1.dtb.write_accesses               76402879                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                        150200018                       # DTB hits
-system.cpu1.dtb.misses                         116402                       # DTB misses
-system.cpu1.dtb.accesses                    150316420                       # DTB accesses
+system.cpu1.dtb.hits                        160672898                       # DTB hits
+system.cpu1.dtb.misses                         133445                       # DTB misses
+system.cpu1.dtb.accesses                    160806343                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1162,127 +1164,131 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                    74223                       # Table walker walks requested
-system.cpu1.itb.walker.walksLong                74223                       # Table walker walks initiated with long descriptors
-system.cpu1.itb.walker.walksLongTerminationLevel::Level2         4163                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walksLongTerminationLevel::Level3        64958                       # Level at which table walker walks with long descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples        74223                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0          74223    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total        74223                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples        69121                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 28935.417601                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 25541.870805                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev 19930.697059                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-65535        68364     98.90%     98.90% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::65536-131071            4      0.01%     98.91% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-196607          655      0.95%     99.86% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::196608-262143           17      0.02%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::262144-327679           38      0.05%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::327680-393215           14      0.02%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::393216-458751           18      0.03%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::458752-524287            3      0.00%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::524288-589823            5      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::589824-655359            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::655360-720895            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total        69121                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples   1449734704                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0     1449734704    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total   1449734704                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K        64958     93.98%     93.98% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::2M         4163      6.02%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total        69121                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                    78111                       # Table walker walks requested
+system.cpu1.itb.walker.walksLong                78111                       # Table walker walks initiated with long descriptors
+system.cpu1.itb.walker.walksLongTerminationLevel::Level2         4330                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walksLongTerminationLevel::Level3        68231                       # Level at which table walker walks with long descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples        78111                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0          78111    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total        78111                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples        72561                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 28942.620692                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 25930.573552                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev 16143.079615                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-32767        35934     49.52%     49.52% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-65535        35483     48.90%     98.42% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::65536-98303          386      0.53%     98.96% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::98304-131071          612      0.84%     99.80% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::131072-163839           10      0.01%     99.81% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::163840-196607           47      0.06%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::196608-229375           20      0.03%     99.90% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::229376-262143           31      0.04%     99.95% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::262144-294911           12      0.02%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::294912-327679           11      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::327680-360447            7      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::360448-393215            4      0.01%     99.99% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::393216-425983            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::425984-458751            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::491520-524287            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total        72561                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples   -850152296                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0     -850152296    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total   -850152296                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K        68231     94.03%     94.03% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::2M         4330      5.97%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total        72561                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        74223                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total        74223                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst        78111                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total        78111                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        69121                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total        69121                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total       143344                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                   418345598                       # ITB inst hits
-system.cpu1.itb.inst_misses                     74223                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst        72561                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total        72561                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total       150672                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                   448183312                       # ITB inst hits
+system.cpu1.itb.inst_misses                     78111                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                       51800                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb                       51822                       # Number of times complete TLB was flushed
 system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
-system.cpu1.itb.flush_tlb_mva_asid              18845                       # Number of times TLB was flushed by MVA & ASID
-system.cpu1.itb.flush_tlb_asid                    504                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                   49961                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_tlb_mva_asid              21521                       # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid                    531                       # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries                   53985                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses               418419821                       # ITB inst accesses
-system.cpu1.itb.hits                        418345598                       # DTB hits
-system.cpu1.itb.misses                          74223                       # DTB misses
-system.cpu1.itb.accesses                    418419821                       # DTB accesses
-system.cpu1.numCycles                     51798396348                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses               448261423                       # ITB inst accesses
+system.cpu1.itb.hits                        448183312                       # DTB hits
+system.cpu1.itb.misses                          78111                       # DTB misses
+system.cpu1.itb.accesses                    448261423                       # DTB accesses
+system.cpu1.numCycles                     51820425457                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                  418091469                       # Number of instructions committed
-system.cpu1.committedOps                    491344077                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses            451749452                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                464131                       # Number of float alu accesses
-system.cpu1.num_func_calls                   25120971                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts     63413635                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                   451749452                       # number of integer instructions
-system.cpu1.num_fp_insts                       464131                       # number of float instructions
-system.cpu1.num_int_register_reads          653305653                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes         357922313                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads              749406                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes             392664                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           108141039                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes          107840924                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                    150187574                       # number of memory refs
-system.cpu1.num_load_insts                   78657446                       # Number of load instructions
-system.cpu1.num_store_insts                  71530128                       # Number of store instructions
-system.cpu1.num_idle_cycles              50264307367.295029                       # Number of idle cycles
-system.cpu1.num_busy_cycles              1534088980.704967                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.029617                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.970383                       # Percentage of idle cycles
-system.cpu1.Branches                         93317418                       # Number of branches fetched
+system.cpu1.committedInsts                  447903186                       # Number of instructions committed
+system.cpu1.committedOps                    526302841                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses            483164392                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                453837                       # Number of float alu accesses
+system.cpu1.num_func_calls                   26485275                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts     68482317                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                   483164392                       # number of integer instructions
+system.cpu1.num_fp_insts                       453837                       # number of float instructions
+system.cpu1.num_int_register_reads          704985819                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes         383399771                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads              733419                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes             379508                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads           118000089                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes          117710485                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                    160666503                       # number of memory refs
+system.cpu1.num_load_insts                   84298667                       # Number of load instructions
+system.cpu1.num_store_insts                  76367836                       # Number of store instructions
+system.cpu1.num_idle_cycles              50233099437.419525                       # Number of idle cycles
+system.cpu1.num_busy_cycles              1587326019.580469                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.030631                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.969369                       # Percentage of idle cycles
+system.cpu1.Branches                        100046269                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                340283943     69.22%     69.22% # Class of executed instruction
-system.cpu1.op_class::IntMult                 1041145      0.21%     69.43% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    48269      0.01%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  4      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  2      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  5      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.44% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc             58327      0.01%     69.45% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.45% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.45% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.45% # Class of executed instruction
-system.cpu1.op_class::MemRead                78657446     16.00%     85.45% # Class of executed instruction
-system.cpu1.op_class::MemWrite               71530128     14.55%    100.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                364713411     69.26%     69.26% # Class of executed instruction
+system.cpu1.op_class::IntMult                 1116791      0.21%     69.47% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    48530      0.01%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  8      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                 13      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                 21      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.48% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc             54891      0.01%     69.49% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.49% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.49% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.49% # Class of executed instruction
+system.cpu1.op_class::MemRead                84298667     16.01%     85.50% # Class of executed instruction
+system.cpu1.op_class::MemWrite               76367836     14.50%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                 491619269                       # Class of executed instruction
-system.iobus.trans_dist::ReadReq                40338                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               40338                       # Transaction distribution
+system.cpu1.op_class::total                 526600168                       # Class of executed instruction
+system.iobus.trans_dist::ReadReq                40318                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               40318                       # Transaction distribution
 system.iobus.trans_dist::WriteReq              136571                       # Transaction distribution
 system.iobus.trans_dist::WriteResp             136571                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        47822                       # Packet count per connected master and slave (bytes)
@@ -1299,11 +1305,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        29548                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        44750                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       122704                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       231034                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total       231034                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       230994                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total       230994                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side           80                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ethernet.dma::total           80                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  353818                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  353778                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        47842                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio           28                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          634                       # Cumulative packet size per connected master and slave (bytes)
@@ -1318,14 +1324,14 @@ system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        17558                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        89500                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       155834                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334568                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      7334568                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      7334408                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      7334408                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side         2086                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ethernet.dma::total         2086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  7492488                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             42145500                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  7492328                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             42147500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer2.occupancy               323000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
@@ -1335,9 +1341,9 @@ system.iobus.reqLayer4.occupancy                11000                       # La
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer10.occupancy               11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer13.occupancy               11000                       # Layer occupancy (ticks)
+system.iobus.reqLayer13.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer14.occupancy               11000                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer15.occupancy               11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
@@ -1345,73 +1351,73 @@ system.iobus.reqLayer16.occupancy               17000                       # La
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer17.occupancy               11000                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            25719500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            25749000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            38601500                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            38609000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           566847151                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           568885533                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer0.occupancy            92800000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy           147794000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy           147754000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer4.occupancy              170000                       # Layer occupancy (ticks)
 system.iobus.respLayer4.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements               115499                       # number of replacements
-system.iocache.tags.tagsinuse               10.451110                       # Cycle average of tags in use
+system.iocache.tags.replacements               115478                       # number of replacements
+system.iocache.tags.tagsinuse               10.457315                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      3                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs               115515                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs               115494                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                 0.000026                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         13171691140000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ethernet     3.508460                       # Average occupied blocks per requestor
-system.iocache.tags.occ_blocks::realview.ide     6.942650                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ethernet     0.219279                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::realview.ide     0.433916                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.653194                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         13153888090000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet     3.511180                       # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide     6.946135                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet     0.219449                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide     0.434133                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.653582                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses              1040010                       # Number of tag accesses
-system.iocache.tags.data_accesses             1040010                       # Number of data accesses
+system.iocache.tags.tag_accesses              1039830                       # Number of tag accesses
+system.iocache.tags.data_accesses             1039830                       # Number of data accesses
 system.iocache.ReadReq_misses::realview.ethernet           37                       # number of ReadReq misses
-system.iocache.ReadReq_misses::realview.ide         8853                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total             8890                       # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide         8833                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total             8870                       # number of ReadReq misses
 system.iocache.WriteReq_misses::realview.ethernet            3                       # number of WriteReq misses
 system.iocache.WriteReq_misses::total               3                       # number of WriteReq misses
 system.iocache.WriteLineReq_misses::realview.ide       106664                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total       106664                       # number of WriteLineReq misses
 system.iocache.demand_misses::realview.ethernet           40                       # number of demand (read+write) misses
-system.iocache.demand_misses::realview.ide       115517                       # number of demand (read+write) misses
-system.iocache.demand_misses::total            115557                       # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide       115497                       # number of demand (read+write) misses
+system.iocache.demand_misses::total            115537                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ethernet           40                       # number of overall misses
-system.iocache.overall_misses::realview.ide       115517                       # number of overall misses
-system.iocache.overall_misses::total           115557                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ethernet      5070500                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::realview.ide   1618419141                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total   1623489641                       # number of ReadReq miss cycles
+system.iocache.overall_misses::realview.ide       115497                       # number of overall misses
+system.iocache.overall_misses::total           115537                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet      5086500                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide   1609929768                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total   1615016268                       # number of ReadReq miss cycles
 system.iocache.WriteReq_miss_latency::realview.ethernet       351000                       # number of WriteReq miss cycles
 system.iocache.WriteReq_miss_latency::total       351000                       # number of WriteReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide  13411968510                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total  13411968510                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ethernet      5421500                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::realview.ide  15030387651                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total  15035809151                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ethernet      5421500                       # number of overall miss cycles
-system.iocache.overall_miss_latency::realview.ide  15030387651                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total  15035809151                       # number of overall miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide  12771447265                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total  12771447265                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet      5437500                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide  14381377033                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total  14386814533                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet      5437500                       # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide  14381377033                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total  14386814533                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ethernet           37                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::realview.ide         8853                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total           8890                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide         8833                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total           8870                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::realview.ethernet            3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteReq_accesses::total             3                       # number of WriteReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total       106664                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.demand_accesses::realview.ethernet           40                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::realview.ide       115517                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total          115557                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide       115497                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total          115537                       # number of demand (read+write) accesses
 system.iocache.overall_accesses::realview.ethernet           40                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::realview.ide       115517                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total         115557                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide       115497                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total         115537                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ethernet            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
@@ -1425,53 +1431,53 @@ system.iocache.demand_miss_rate::total              1                       # mi
 system.iocache.overall_miss_rate::realview.ethernet            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137040.540541                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::realview.ide 182810.249746                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 182619.757143                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137472.972973                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 182263.078003                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 182076.242165                       # average ReadReq miss latency
 system.iocache.WriteReq_avg_miss_latency::realview.ethernet       117000                       # average WriteReq miss latency
 system.iocache.WriteReq_avg_miss_latency::total       117000                       # average WriteReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125740.348290                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 125740.348290                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ethernet 135537.500000                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 130114.075426                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 130115.952742                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ethernet 135537.500000                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 130114.075426                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 130115.952742                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs         31642                       # number of cycles access was blocked
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 119735.311492                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 119735.311492                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet 135937.500000                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 124517.321082                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 124521.274856                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet 135937.500000                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 124517.321082                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 124521.274856                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs         31700                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                 3353                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                 3352                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs     9.436922                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     9.457041                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks          106631                       # number of writebacks
-system.iocache.writebacks::total               106631                       # number of writebacks
+system.iocache.writebacks::writebacks          106630                       # number of writebacks
+system.iocache.writebacks::total               106630                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ethernet           37                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::realview.ide         8853                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total         8890                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide         8833                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total         8870                       # number of ReadReq MSHR misses
 system.iocache.WriteReq_mshr_misses::realview.ethernet            3                       # number of WriteReq MSHR misses
 system.iocache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide       106664                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total       106664                       # number of WriteLineReq MSHR misses
 system.iocache.demand_mshr_misses::realview.ethernet           40                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::realview.ide       115517                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total       115557                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide       115497                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total       115537                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ethernet           40                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::realview.ide       115517                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total       115557                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3220500                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::realview.ide   1175769141                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total   1178989641                       # number of ReadReq MSHR miss cycles
+system.iocache.overall_mshr_misses::realview.ide       115497                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total       115537                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet      3236500                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide   1168279768                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total   1171516268                       # number of ReadReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::realview.ethernet       201000                       # number of WriteReq MSHR miss cycles
 system.iocache.WriteReq_mshr_miss_latency::total       201000                       # number of WriteReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   8073599158                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   8073599158                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ethernet      3421500                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   9249368299                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   9252789799                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ethernet      3421500                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   9249368299                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   9252789799                       # number of overall MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   7431457785                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   7431457785                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet      3437500                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   8599737553                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   8603175053                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet      3437500                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   8599737553                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   8603175053                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
@@ -1485,564 +1491,571 @@ system.iocache.demand_mshr_miss_rate::total            1                       #
 system.iocache.overall_mshr_miss_rate::realview.ethernet            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87040.540541                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 132810.249746                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 132619.757143                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87472.972973                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 132263.078003                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 132076.242165                       # average ReadReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet        67000                       # average WriteReq mshr miss latency
 system.iocache.WriteReq_avg_mshr_miss_latency::total        67000                       # average WriteReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75691.884403                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75691.884403                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85537.500000                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 80069.325718                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 80071.218524                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85537.500000                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 80069.325718                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 80071.218524                       # average overall mshr miss latency
-system.l2c.tags.replacements                  1026360                       # number of replacements
-system.l2c.tags.tagsinuse                65258.201118                       # Cycle average of tags in use
-system.l2c.tags.total_refs                   41749797                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                  1088957                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    38.339252                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              12386120500                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   37949.534950                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker   104.286779                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker   159.329733                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4753.488207                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     9126.220322                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker   118.614839                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker   183.809686                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     3411.314898                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     9451.601704                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.579064                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.001591                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.002431                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.072532                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.139255                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.001810                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.002805                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.052053                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.144220                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.995761                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023          220                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        62377                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4          220                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          392                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2461                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         5447                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        54048                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.003357                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.951797                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                372663502                       # Number of tag accesses
-system.l2c.tags.data_accesses               372663502                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker       212373                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker       162936                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker       207984                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker       157286                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                 740579                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks      7311510                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         7311510                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks     13309724                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total        13309724                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data            4522                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            4435                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                8957                       # number of UpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           815767                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data           776062                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total              1591829                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst       6641663                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst       6598566                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total          13240229                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data      3014297                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data      2962809                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          5977106                       # number of ReadSharedReq hits
-system.l2c.InvalidateReq_hits::cpu0.data       376322                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::cpu1.data       363170                       # number of InvalidateReq hits
-system.l2c.InvalidateReq_hits::total           739492                       # number of InvalidateReq hits
-system.l2c.demand_hits::cpu0.dtb.walker        212373                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker        162936                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst             6641663                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data             3830064                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker        207984                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker        157286                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst             6598566                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data             3738871                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                21549743                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker       212373                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker       162936                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst            6641663                       # number of overall hits
-system.l2c.overall_hits::cpu0.data            3830064                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker       207984                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker       157286                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst            6598566                       # number of overall hits
-system.l2c.overall_hits::cpu1.data            3738871                       # number of overall hits
-system.l2c.overall_hits::total               21549743                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker         1170                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu0.itb.walker         1257                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker         1193                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.itb.walker         1217                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                 4837                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data         16637                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data         16471                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             33108                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 69671.658526                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 69671.658526                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85937.500000                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 74458.536178                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 74462.510304                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85937.500000                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 74458.536178                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 74462.510304                       # average overall mshr miss latency
+system.l2c.tags.replacements                  1307385                       # number of replacements
+system.l2c.tags.tagsinuse                65260.397522                       # Cycle average of tags in use
+system.l2c.tags.total_refs                   44030779                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                  1370457                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    32.128537                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               6646395500                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   38500.682373                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker   145.371302                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker   226.787619                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     3397.197981                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     9485.761310                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker   150.823098                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker   211.566669                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     2947.507944                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data    10194.699226                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.587474                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.002218                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.003461                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.051837                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.144741                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.002301                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.003228                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.044975                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.155559                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.995795                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023          284                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        62788                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4          283                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2444                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         5467                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        54432                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.004333                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.958069                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                395683924                       # Number of tag accesses
+system.l2c.tags.data_accesses               395683924                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker       246270                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker       166121                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker       249681                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker       166863                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                 828935                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks      7894898                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         7894898                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks     13783694                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total        13783694                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data            4999                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            5005                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               10004                       # number of UpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           822661                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data           809558                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total              1632219                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst       6820625                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst       6886530                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total          13707155                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data      3255016                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data      3312365                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          6567381                       # number of ReadSharedReq hits
+system.l2c.InvalidateReq_hits::cpu0.data       362783                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::cpu1.data       360629                       # number of InvalidateReq hits
+system.l2c.InvalidateReq_hits::total           723412                       # number of InvalidateReq hits
+system.l2c.demand_hits::cpu0.dtb.walker        246270                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker        166121                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst             6820625                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data             4077677                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker        249681                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker        166863                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst             6886530                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data             4121923                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                22735690                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker       246270                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker       166121                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst            6820625                       # number of overall hits
+system.l2c.overall_hits::cpu0.data            4077677                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker       249681                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker       166863                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst            6886530                       # number of overall hits
+system.l2c.overall_hits::cpu1.data            4121923                       # number of overall hits
+system.l2c.overall_hits::total               22735690                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker         1919                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker         1974                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker         2347                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker         2061                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                 8301                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data         17868                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data         18114                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             35982                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data            3                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu1.data            1                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         164166                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data         170807                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             334973                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        35751                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst        35817                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           71568                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       113964                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data       110564                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         224528                       # number of ReadSharedReq misses
-system.l2c.InvalidateReq_misses::cpu0.data       239615                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::cpu1.data       241699                       # number of InvalidateReq misses
-system.l2c.InvalidateReq_misses::total         481314                       # number of InvalidateReq misses
-system.l2c.demand_misses::cpu0.dtb.walker         1170                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.itb.walker         1257                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             35751                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            278130                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker         1193                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.itb.walker         1217                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             35817                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data            281371                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                635906                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker         1170                       # number of overall misses
-system.l2c.overall_misses::cpu0.itb.walker         1257                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            35751                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           278130                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker         1193                       # number of overall misses
-system.l2c.overall_misses::cpu1.itb.walker         1217                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            35817                       # number of overall misses
-system.l2c.overall_misses::cpu1.data           281371                       # number of overall misses
-system.l2c.overall_misses::total               635906                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu0.dtb.walker    158334000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu0.itb.walker    173858500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker    161742000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.itb.walker    169455500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total      663390000                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu0.data    664049000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data    658035500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total   1322084500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data        77500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data        79500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total       157000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  21519096500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data  22411791000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  43930887500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   4720674000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst   4748397000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   9469071000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  15191781000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data  14765909500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  29957690500                       # number of ReadSharedReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu0.data       155000                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::cpu1.data       387500                       # number of InvalidateReq miss cycles
-system.l2c.InvalidateReq_miss_latency::total       542500                       # number of InvalidateReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker    158334000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker    173858500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   4720674000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  36710877500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker    161742000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker    169455500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   4748397000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data  37177700500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     84021039000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker    158334000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker    173858500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   4720674000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  36710877500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker    161742000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker    169455500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   4748397000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data  37177700500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    84021039000                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker       213543                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker       164193                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker       209177                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker       158503                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total             745416                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks      7311510                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      7311510                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks     13309724                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total     13309724                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        21159                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data        20906                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           42065                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_misses::total               4                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         267498                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data         257420                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             524918                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        39011                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst        39623                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           78634                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       139748                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data       138450                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         278198                       # number of ReadSharedReq misses
+system.l2c.InvalidateReq_misses::cpu0.data       259192                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::cpu1.data       249689                       # number of InvalidateReq misses
+system.l2c.InvalidateReq_misses::total         508881                       # number of InvalidateReq misses
+system.l2c.demand_misses::cpu0.dtb.walker         1919                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker         1974                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             39011                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            407246                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker         2347                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker         2061                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst             39623                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data            395870                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                890051                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker         1919                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker         1974                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            39011                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           407246                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker         2347                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker         2061                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst            39623                       # number of overall misses
+system.l2c.overall_misses::cpu1.data           395870                       # number of overall misses
+system.l2c.overall_misses::total               890051                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker    165360000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker    173972500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker    200913500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker    181119000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total      721365000                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data    254812500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data    264932000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total    519744500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data       138500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data        80500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       219000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data  21948342500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data  21077906500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  43026249000                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst   3236344000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst   3273107500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   6509451500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  11805803000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data  11682188000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  23487991000                       # number of ReadSharedReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu0.data        57000                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::cpu1.data       397500                       # number of InvalidateReq miss cycles
+system.l2c.InvalidateReq_miss_latency::total       454500                       # number of InvalidateReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker    165360000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker    173972500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   3236344000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  33754145500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker    200913500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker    181119000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst   3273107500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data  32760094500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     73745056500                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker    165360000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker    173972500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   3236344000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  33754145500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker    200913500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker    181119000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst   3273107500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data  32760094500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    73745056500                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker       248189                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker       168095                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker       252028                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker       168924                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total             837236                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks      7894898                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      7894898                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks     13783694                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total     13783694                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        22867                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data        23119                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           45986                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total             2                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       979933                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       946869                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total          1926802                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst      6677414                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst      6634383                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total      13311797                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      3128261                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data      3073373                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      6201634                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu0.data       615937                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::cpu1.data       604869                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.InvalidateReq_accesses::total      1220806                       # number of InvalidateReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker       213543                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker       164193                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst         6677414                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         4108194                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker       209177                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker       158503                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst         6634383                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data         4020242                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total            22185649                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker       213543                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker       164193                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst        6677414                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        4108194                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker       209177                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker       158503                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst        6634383                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data        4020242                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total           22185649                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.005479                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.007656                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.005703                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.007678                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.006489                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.786285                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.787860                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.787068                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_accesses::total             4                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data      1090159                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data      1066978                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total          2157137                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst      6859636                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst      6926153                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total      13785789                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      3394764                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data      3450815                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      6845579                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu0.data       621975                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::cpu1.data       610318                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.InvalidateReq_accesses::total      1232293                       # number of InvalidateReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker       248189                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker       168095                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst         6859636                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         4484923                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker       252028                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker       168924                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst         6926153                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data         4517793                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total            23625741                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker       248189                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker       168095                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst        6859636                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        4484923                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker       252028                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker       168924                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst        6926153                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data        4517793                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total           23625741                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.007732                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.011743                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.009312                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.012201                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.009915                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.781388                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.783511                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.782456                       # miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.167528                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.180391                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.173849                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.005354                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.005399                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.005376                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.036430                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.035975                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.036205                       # miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu0.data     0.389025                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::cpu1.data     0.399589                       # miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_miss_rate::total     0.394259                       # miss rate for InvalidateReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.005479                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.007656                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.005354                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.067701                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.005703                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.007678                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.005399                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.069989                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.028663                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.005479                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.007656                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.005354                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.067701                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.005703                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.007678                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.005399                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.069989                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.028663                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 135328.205128                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 138312.251392                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 135575.859179                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 139240.345111                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 137149.059334                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 39913.986897                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 39951.156578                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 39932.478555                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data        77500                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        79500                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total        78500                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 131081.323173                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 131211.197433                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 131147.547713                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 132043.131661                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 132573.833654                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 132308.727364                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 133303.332631                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 133550.789588                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 133425.187504                       # average ReadSharedReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu0.data     0.646871                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::cpu1.data     1.603234                       # average InvalidateReq miss latency
-system.l2c.InvalidateReq_avg_miss_latency::total     1.127123                       # average InvalidateReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 135328.205128                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker 138312.251392                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 132043.131661                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 131991.793406                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 135575.859179                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker 139240.345111                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 132573.833654                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 132130.534064                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 132128.080251                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 135328.205128                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker 138312.251392                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 132043.131661                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 131991.793406                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 135575.859179                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker 139240.345111                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 132573.833654                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 132130.534064                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 132128.080251                       # average overall miss latency
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.245375                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.241261                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.243340                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.005687                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.005721                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.005704                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.041166                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.040121                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.040639                       # miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu0.data     0.416724                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::cpu1.data     0.409113                       # miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_miss_rate::total     0.412955                       # miss rate for InvalidateReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.007732                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.011743                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.005687                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.090803                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.009312                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.012201                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.005721                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.087625                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.037673                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.007732                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.011743                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.005687                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.090803                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.009312                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.012201                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.005721                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.087625                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.037673                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 86169.880146                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 88131.965552                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 85604.388581                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 87879.184862                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 86900.975786                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 14260.829416                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 14625.814287                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 14444.569507                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 46166.666667                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        80500                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        54750                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 82050.491966                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 81881.386450                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 81967.562553                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82959.780575                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82606.251420                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 82781.640257                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 84479.226894                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84378.389310                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 84429.043343                       # average ReadSharedReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu0.data     0.219914                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::cpu1.data     1.591980                       # average InvalidateReq miss latency
+system.l2c.InvalidateReq_avg_miss_latency::total     0.893136                       # average InvalidateReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 86169.880146                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 88131.965552                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 82959.780575                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 82883.921512                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 85604.388581                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 87879.184862                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82606.251420                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 82754.678303                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 82854.866182                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 86169.880146                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 88131.965552                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 82959.780575                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 82883.921512                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 85604.388581                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 87879.184862                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82606.251420                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 82754.678303                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 82854.866182                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks              872147                       # number of writebacks
-system.l2c.writebacks::total                   872147                       # number of writebacks
-system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker         1170                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu0.itb.walker         1257                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker         1193                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.itb.walker         1217                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total            4837                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data        16637                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data        16471                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        33108                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
+system.l2c.writebacks::writebacks             1121783                       # number of writebacks
+system.l2c.writebacks::total                  1121783                       # number of writebacks
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker         1919                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.itb.walker         1974                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker         2347                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.itb.walker         2061                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total            8301                       # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data        17868                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data        18114                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        35982                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            3                       # number of SCUpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::cpu1.data            1                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data       164166                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data       170807                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        334973                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        35751                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        35817                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        71568                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       113964                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data       110564                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       224528                       # number of ReadSharedReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu0.data       239615                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::cpu1.data       241699                       # number of InvalidateReq MSHR misses
-system.l2c.InvalidateReq_mshr_misses::total       481314                       # number of InvalidateReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker         1170                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.itb.walker         1257                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        35751                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       278130                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker         1193                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.itb.walker         1217                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        35817                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data       281371                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           635906                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker         1170                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.itb.walker         1257                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        35751                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       278130                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker         1193                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.itb.walker         1217                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        35817                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data       281371                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          635906                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        22062                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        17141                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.inst        21063                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16563                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        76829                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        18220                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data        15489                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        33709                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        22062                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        35361                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.inst        21063                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        32052                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total       110538                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker    146634000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker    161288500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker    149812000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker    157285500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total    615020000                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data   1130206500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data   1118915500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total   2249122000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data        67500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data        69500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total       137000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  19877436500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data  20703721000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  40581157500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   4363164000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   4390227000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   8753391000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  14052033216                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  13660158223                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  27712191439                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data  16209692000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data  16355100000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.InvalidateReq_mshr_miss_latency::total  32564792000                       # number of InvalidateReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    146634000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    161288500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   4363164000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  33929469716                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    149812000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    157285500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   4390227000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data  34363879223                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  77661759939                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    146634000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    161288500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   4363164000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  33929469716                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    149812000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    157285500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   4390227000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data  34363879223                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  77661759939                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   2504816500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2965958000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst   2392920500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2811531000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total  10675226000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   2504816500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2965958000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst   2392920500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2811531000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total  10675226000                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.005479                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.007656                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.005703                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.007678                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.006489                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.786285                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.787860                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.787068                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_misses::total            4                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data       267498                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data       257420                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        524918                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        39011                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        39623                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        78634                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       139748                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data       138450                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       278198                       # number of ReadSharedReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu0.data       259192                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::cpu1.data       249689                       # number of InvalidateReq MSHR misses
+system.l2c.InvalidateReq_mshr_misses::total       508881                       # number of InvalidateReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker         1919                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker         1974                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        39011                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       407246                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker         2347                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker         2061                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst        39623                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data       395870                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           890051                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker         1919                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker         1974                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        39011                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       407246                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker         2347                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker         2061                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst        39623                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data       395870                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          890051                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.inst        25924                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        16759                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.inst        17201                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16947                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        76831                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15119                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        18591                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        33710                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.inst        25924                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        31878                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.inst        17201                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        35538                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total       110541                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker    146170000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker    154232500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker    177443500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker    160509000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total    638355000                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    338146000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    342776500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    680922500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       108500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data        70500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total       179000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  19273362500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data  18503706500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total  37777069000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   2846234000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   2876877500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   5723111500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  10408301543                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data  10297672531                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  20705974074                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu0.data   4839576500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::cpu1.data   4660160000                       # number of InvalidateReq MSHR miss cycles
+system.l2c.InvalidateReq_mshr_miss_latency::total   9499736500                       # number of InvalidateReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker    146170000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker    154232500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   2846234000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  29681664043                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker    177443500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker    160509000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst   2876877500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data  28801379031                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  64844509574                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker    146170000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker    154232500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   2846234000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  29681664043                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker    177443500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker    160509000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst   2876877500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data  28801379031                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  64844509574                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   1635501500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2912456500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst   1088916000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   2898400000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   8535274000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   1635501500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2912456500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst   1088916000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   2898400000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   8535274000                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.007732                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.011743                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.009312                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.012201                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.009915                       # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.781388                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.783511                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.782456                       # mshr miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.167528                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.180391                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.173849                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.005354                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005399                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.005376                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.036430                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.035975                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.036205                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.389025                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.399589                       # mshr miss rate for InvalidateReq accesses
-system.l2c.InvalidateReq_mshr_miss_rate::total     0.394259                       # mshr miss rate for InvalidateReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.005479                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.007656                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.005354                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.067701                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.005703                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.007678                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.005399                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.069989                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.028663                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.005479                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.007656                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.005354                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.067701                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.005703                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.007678                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.005399                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.069989                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.028663                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 125328.205128                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 128312.251392                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 125575.859179                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 129240.345111                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 127149.059334                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 67933.311294                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67932.457046                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 67932.886311                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        67500                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        69500                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        68500                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 121081.323173                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 121211.197433                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 121147.547713                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 122043.131661                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 122573.833654                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 122308.727364                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 123302.386859                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 123549.783139                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 123424.211853                       # average ReadSharedReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 67648.903449                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 67667.222454                       # average InvalidateReq mshr miss latency
-system.l2c.InvalidateReq_avg_mshr_miss_latency::total 67658.102611                       # average InvalidateReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 125328.205128                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 128312.251392                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 122043.131661                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 121991.405875                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 125575.859179                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 129240.345111                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 122573.833654                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 122130.138582                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 122127.735764                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 125328.205128                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 128312.251392                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 122043.131661                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 121991.405875                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 125575.859179                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 129240.345111                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 122573.833654                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 122130.138582                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 122127.735764                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 113535.332245                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 173032.961904                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 113607.771922                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 169747.690636                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 138947.871247                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 113535.332245                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 83876.530641                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 113607.771922                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 87717.802321                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 96575.168720                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               76829                       # Transaction distribution
-system.membus.trans_dist::ReadResp             386652                       # Transaction distribution
-system.membus.trans_dist::WriteReq              33709                       # Transaction distribution
-system.membus.trans_dist::WriteResp             33709                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       978778                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           162070                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            33685                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp               7                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            334406                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           334406                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        309823                       # Transaction distribution
-system.membus.trans_dist::InvalidateReq        587971                       # Transaction distribution
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.245375                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.241261                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.243340                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.005687                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.005721                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.005704                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.041166                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.040121                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.040639                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu0.data     0.416724                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::cpu1.data     0.409113                       # mshr miss rate for InvalidateReq accesses
+system.l2c.InvalidateReq_mshr_miss_rate::total     0.412955                       # mshr miss rate for InvalidateReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.007732                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.011743                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.005687                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.090803                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.009312                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.012201                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.005721                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.087625                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.037673                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.007732                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.011743                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.005687                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.090803                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.009312                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.012201                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.005721                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.087625                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.037673                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 76169.880146                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 78131.965552                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 75604.388581                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 77879.184862                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 76900.975786                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 18924.669801                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 18923.291377                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 18923.975877                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 36166.666667                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        70500                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        44750                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 72050.491966                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 71881.386450                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 71967.562553                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72959.780575                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72606.251420                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 72781.640257                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74479.073353                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74378.277580                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 74428.910610                       # average ReadSharedReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu0.data 18671.781922                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::cpu1.data 18663.857839                       # average InvalidateReq mshr miss latency
+system.l2c.InvalidateReq_avg_mshr_miss_latency::total 18667.893869                       # average InvalidateReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 76169.880146                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 78131.965552                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72959.780575                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 72883.868824                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 75604.388581                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 77879.184862                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72606.251420                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72754.639228                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 72854.824694                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 76169.880146                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 78131.965552                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72959.780575                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 72883.868824                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 75604.388581                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 77879.184862                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72606.251420                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72754.639228                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 72854.824694                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63088.315846                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 173784.623188                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 63305.389222                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 171027.320470                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 111091.538572                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63088.315846                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 91362.585482                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 63305.389222                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 81557.769149                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 77213.649234                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests       2972233                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      1487104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         3352                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               76831                       # Transaction distribution
+system.membus.trans_dist::ReadResp             450834                       # Transaction distribution
+system.membus.trans_dist::WriteReq              33710                       # Transaction distribution
+system.membus.trans_dist::WriteResp             33710                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty      1228413                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           193324                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            36554                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp               8                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            524356                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           524356                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        374003                       # Transaction distribution
+system.membus.trans_dist::InvalidateReq        615538                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       122704                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           58                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6936                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      2901743                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      3031441                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237241                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       237241                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                3268682                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         6942                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3721390                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      3851094                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       237382                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       237382                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                4088476                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       155834                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port          132                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13872                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     96630432                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     96800270                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7220224                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      7220224                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               104020494                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                             3365                       # Total snoops (count)
-system.membus.snoop_fanout::samples           2517308                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        13884                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port    128872672                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total    129042522                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      7231808                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      7231808                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total               136274330                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                             3165                       # Total snoops (count)
+system.membus.snoop_fanout::samples           1660996                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.019349                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.137749                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 2517308    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 1628857     98.07%     98.07% # Request fanout histogram
+system.membus.snoop_fanout::1                   32139      1.93%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             2517308                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           106894000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total             1660996                       # Request fanout histogram
+system.membus.reqLayer0.occupancy           106934500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               41500                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             5659000                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             5678000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy          6490935886                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy          8069625955                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         3578419285                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         4926078787                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy           44788681                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy           44722660                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2096,61 +2109,61 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests     45897959                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests     23236926                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1749                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           2692                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         2692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests     48668708                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests     24647917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         1743                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           2076                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         2076                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq            1189053                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp          20703336                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             33709                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            33709                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      8290323                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean     13311280                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         2200261                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           42068                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          42070                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq          1926802                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp         1926802                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq      13311797                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      6210524                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq      1327470                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateResp      1220806                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     40021124                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     28266989                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       766613                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1091027                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              70145753                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   1704049428                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    988401530                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2581568                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      3381760                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total             2698414286                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         1625114                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples         25183319                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.021416                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.144767                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq            1292402                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp          21924695                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             33710                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            33710                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      9016681                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean     13785272                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         2525177                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           45989                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp          45993                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq          2157137                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp         2157137                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq      13785789                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      6848293                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq      1261037                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateResp      1232293                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side     41443100                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     30932231                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side       796412                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      1256395                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              74428138                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side   1764720404                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side   1081696966                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side      2696152                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side      4001736                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total             2853115258                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1718109                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples         26731746                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.021922                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.146427                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0               24643989     97.86%     97.86% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 539330      2.14%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0               26145745     97.81%     97.81% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 586001      2.19%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total           25183319                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy        43932563500                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total           26731746                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy        46403347500                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy          1579898                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy          1695386                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy       20010820500                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy       20721808500                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy       12874657982                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy       14193795462                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy         443917000                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy         459393000                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy         668307000                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy         756178000                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
index 63eb8fdf2..30d85e2f4 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  5.230834                       # Nu
 sim_ticks                                5230834315000                       # Number of ticks simulated
 final_tick                               5230834315000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 185450                       # Simulator instruction rate (inst/s)
-host_op_rate                                   366593                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2377836678                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 757080                       # Number of bytes of host memory used
-host_seconds                                  2199.83                       # Real time elapsed on the host
+host_inst_rate                                 207627                       # Simulator instruction rate (inst/s)
+host_op_rate                                   410431                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2662189440                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 751184                       # Number of bytes of host memory used
+host_seconds                                  1964.86                       # Real time elapsed on the host
 sim_insts                                   407959263                       # Number of instructions simulated
 sim_ops                                     806441023                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt
index 867862e29..0e6bf5b77 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_Two_Level/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  5.220167                       # Nu
 sim_ticks                                5220166723500                       # Number of ticks simulated
 final_tick                               5220166723500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 149296                       # Simulator instruction rate (inst/s)
-host_op_rate                                   289896                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5158950187                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 785372                       # Number of bytes of host memory used
-host_seconds                                  1011.87                       # Real time elapsed on the host
+host_inst_rate                                 281505                       # Simulator instruction rate (inst/s)
+host_op_rate                                   546613                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             9727443238                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 784792                       # Number of bytes of host memory used
+host_seconds                                   536.64                       # Real time elapsed on the host
 sim_insts                                   151067812                       # Number of instructions simulated
 sim_ops                                     293336428                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt
index d05c61c9b..70169df1b 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-switcheroo-full/stats.txt
@@ -1,149 +1,157 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  5.140315                       # Number of seconds simulated
-sim_ticks                                5140314861500                       # Number of ticks simulated
-final_tick                               5140314861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  5.142303                       # Number of seconds simulated
+sim_ticks                                5142302696000                       # Number of ticks simulated
+final_tick                               5142302696000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 305956                       # Simulator instruction rate (inst/s)
-host_op_rate                                   608211                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             6473981728                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 946268                       # Number of bytes of host memory used
-host_seconds                                   794.00                       # Real time elapsed on the host
-sim_insts                                   242927760                       # Number of instructions simulated
-sim_ops                                     482917054                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 292534                       # Simulator instruction rate (inst/s)
+host_op_rate                                   581577                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             6171937350                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 967756                       # Number of bytes of host memory used
+host_seconds                                   833.17                       # Real time elapsed on the host
+sim_insts                                   243732330                       # Number of instructions simulated
+sim_ops                                     484555405                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.itb.walker          320                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst           520064                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          5497600                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst            84480                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          1835520                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.dtb.walker         3392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst           349504                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data          2870720                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker          256                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           495360                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          5776768                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           125248                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          2074112                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.dtb.walker         3968                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.itb.walker           64                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.inst           322688                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu2.data          2420672                       # Number of bytes read from this memory
 system.physmem.bytes_read::pc.south_bridge.ide        28352                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11189952                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       520064                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst        84480                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst       349504                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          954048                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8999680                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8999680                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.itb.walker            5                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst              8126                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             85900                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              1320                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             28680                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.dtb.walker           53                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst              5461                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data             44855                       # Number of read requests responded to by this memory
+system.physmem.bytes_read::total             11247552                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       495360                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       125248                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu2.inst       322688                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total          943296                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      9049984                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           9049984                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.itb.walker            4                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst              7740                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             90262                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              1957                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             32408                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.dtb.walker           62                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.itb.walker            1                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.inst              5042                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu2.data             37823                       # Number of read requests responded to by this memory
 system.physmem.num_reads::pc.south_bridge.ide          443                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                174843                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          140620                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               140620                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.itb.walker            62                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              101174                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             1069506                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               16435                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              357083                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.dtb.walker           660                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst               67993                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data              558472                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::pc.south_bridge.ide         5516                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2176900                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         101174                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          16435                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst          67993                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             185601                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           1750803                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                1750803                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           1750803                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.itb.walker           62                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             101174                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            1069506                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              16435                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             357083                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.dtb.walker          660                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst              67993                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data             558472                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::pc.south_bridge.ide         5516                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                3927703                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         80812                       # Number of read requests accepted
-system.physmem.writeReqs                        75442                       # Number of write requests accepted
-system.physmem.readBursts                       80812                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      75442                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  5166976                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      4992                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4828288                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   5171968                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4828288                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                       78                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.num_reads::total                175743                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          141406                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               141406                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.itb.walker            50                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst               96330                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             1123382                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker            12                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               24356                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              403343                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.dtb.walker           772                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.itb.walker            12                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.inst               62752                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu2.data              470737                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::pc.south_bridge.ide         5513                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 2187260                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst          96330                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          24356                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu2.inst          62752                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             183438                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           1759909                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                1759909                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           1759909                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst              96330                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            1123382                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker           12                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              24356                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             403343                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.dtb.walker          772                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.itb.walker           12                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.inst              62752                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu2.data             470737                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::pc.south_bridge.ide         5513                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                3947169                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                         77737                       # Number of read requests accepted
+system.physmem.writeReqs                        69857                       # Number of write requests accepted
+system.physmem.readBursts                       77737                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                      69857                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                  4969408                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      5760                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   4469312                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                   4975168                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                4470848                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                       90                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                4794                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                4935                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                5679                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                5481                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                5227                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                4545                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                4803                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                4398                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                4149                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                4569                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               4618                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               5314                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               5529                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               6006                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               5624                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               5063                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4779                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4598                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                5104                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4643                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4893                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4408                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                5020                       # Per bank write bursts
+system.physmem.perBankRdBursts::0                4738                       # Per bank write bursts
+system.physmem.perBankRdBursts::1                4587                       # Per bank write bursts
+system.physmem.perBankRdBursts::2                5683                       # Per bank write bursts
+system.physmem.perBankRdBursts::3                5272                       # Per bank write bursts
+system.physmem.perBankRdBursts::4                4460                       # Per bank write bursts
+system.physmem.perBankRdBursts::5                4242                       # Per bank write bursts
+system.physmem.perBankRdBursts::6                4391                       # Per bank write bursts
+system.physmem.perBankRdBursts::7                4725                       # Per bank write bursts
+system.physmem.perBankRdBursts::8                4783                       # Per bank write bursts
+system.physmem.perBankRdBursts::9                4859                       # Per bank write bursts
+system.physmem.perBankRdBursts::10               4723                       # Per bank write bursts
+system.physmem.perBankRdBursts::11               4859                       # Per bank write bursts
+system.physmem.perBankRdBursts::12               4897                       # Per bank write bursts
+system.physmem.perBankRdBursts::13               5764                       # Per bank write bursts
+system.physmem.perBankRdBursts::14               5025                       # Per bank write bursts
+system.physmem.perBankRdBursts::15               4639                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                4788                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                4346                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                4813                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                4456                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                4399                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                4368                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                4481                       # Per bank write bursts
 system.physmem.perBankWrBursts::7                4596                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4781                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4864                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4212                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4809                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4547                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4942                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4756                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4490                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                3541                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                3660                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               3623                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               4308                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               4463                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               5017                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               4599                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               4375                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           3                       # Number of times write queue was full causing retry
-system.physmem.totGap                    5136542953000                       # Total gap between requests
+system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
+system.physmem.totGap                    5141302561000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   80812                       # Read request sizes (log2)
+system.physmem.readPktSize::6                   77737                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  75442                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     74967                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      4569                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       732                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       150                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                  69857                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                     73816                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                      3057                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                       363                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                       113                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::4                        36                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                        34                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                        32                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                        39                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                       28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                       28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                       25                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                       25                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        7                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                        31                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                        34                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                        33                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                        26                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                        26                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                       26                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                       26                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                       24                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                       24                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                        6                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::15                        2                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::16                        2                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::17                        2                       # What read queue length does an incoming req see
@@ -161,1100 +169,1103 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                        66                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                        59                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                        58                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                        52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                        51                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                        50                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                        49                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                        48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                        49                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                        48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                       49                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                       49                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1308                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     2082                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4343                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     3724                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4337                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     3756                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     3675                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     3926                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4295                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4314                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4429                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     5060                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4415                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4690                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     5236                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4321                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4037                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4093                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      778                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      180                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      155                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      138                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      149                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      109                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      107                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       62                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      107                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                       64                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                       57                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                       32                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                       53                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                       46                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       47                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                       58                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                       71                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       40                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       35                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       30                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       36                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       24                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       19                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       11                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       16                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       33                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        8                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        35991                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      277.715651                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     165.626258                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     306.002665                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          14739     40.95%     40.95% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         8609     23.92%     64.87% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         3739     10.39%     75.26% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         1992      5.53%     80.80% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         1395      3.88%     84.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          963      2.68%     87.35% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          662      1.84%     89.19% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          569      1.58%     90.77% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         3323      9.23%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          35991                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          3467                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        23.286415                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      249.714027                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511            3465     99.94%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047            1      0.03%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14336-14847            1      0.03%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            3467                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          3467                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        21.760023                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       19.110727                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       15.816281                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3                15      0.43%      0.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                 5      0.14%      0.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11                2      0.06%      0.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15               8      0.23%      0.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            2898     83.59%     84.45% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23              92      2.65%     87.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              31      0.89%     88.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              31      0.89%     88.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              12      0.35%     89.24% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39               9      0.26%     89.50% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              66      1.90%     91.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47               1      0.03%     91.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51              98      2.83%     94.26% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55               6      0.17%     94.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               3      0.09%     94.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              10      0.29%     94.81% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              79      2.28%     97.09% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               1      0.03%     97.12% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               1      0.03%     97.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              16      0.46%     97.61% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              63      1.82%     99.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               1      0.03%     99.45% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               1      0.03%     99.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::100-103             1      0.03%     99.51% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::116-119             1      0.03%     99.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             9      0.26%     99.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             1      0.03%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             1      0.03%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             2      0.06%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::148-151             2      0.06%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             1      0.03%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            3467                       # Writes before turning the bus around for reads
-system.physmem.totQLat                      959600537                       # Total ticks spent queuing
-system.physmem.totMemAccLat                2473363037                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    403670000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       11885.95                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::0                        70                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                        64                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                        60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                        59                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                        55                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                        54                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                        54                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                        53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                        53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                        53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                       53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                       54                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                       53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                       54                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                       53                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                     1288                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     2083                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     3603                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     3481                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     3524                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     3460                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     3947                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     4206                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     4307                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     4204                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     4830                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     5601                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     4215                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     3967                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     3931                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     3499                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     3423                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     3455                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      163                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      121                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      115                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                       95                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                       84                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                       87                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                       94                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                       74                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                       88                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                       93                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      103                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                       78                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                       70                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                       91                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                       49                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                       68                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                       73                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                       56                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       68                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       42                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                       31                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                       50                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       34                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       25                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       28                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       19                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       12                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                        7                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                        1                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        34726                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      271.798192                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     162.605386                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     302.611478                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          14316     41.23%     41.23% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255         8644     24.89%     66.12% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         3494     10.06%     76.18% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         1847      5.32%     81.50% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         1254      3.61%     85.11% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767          948      2.73%     87.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          605      1.74%     89.58% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023          474      1.36%     90.95% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         3144      9.05%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          34726                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          3354                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        23.146989                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      204.184053                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-511            3351     99.91%     99.91% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::1024-1535            1      0.03%     99.94% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::5632-6143            1      0.03%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::9728-10239            1      0.03%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total            3354                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          3354                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.820811                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.786469                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       13.927460                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3                11      0.33%      0.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                 7      0.21%      0.54% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15               8      0.24%      0.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            2796     83.36%     84.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23              40      1.19%     85.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              43      1.28%     86.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              85      2.53%     89.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             115      3.43%     92.58% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              62      1.85%     94.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              12      0.36%     94.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47               6      0.18%     94.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              11      0.33%     95.29% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               4      0.12%     95.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               2      0.06%     95.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               2      0.06%     95.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             122      3.64%     99.17% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               2      0.06%     99.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               1      0.03%     99.25% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               2      0.06%     99.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               3      0.09%     99.40% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               1      0.03%     99.43% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95               1      0.03%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             1      0.03%     99.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             1      0.03%     99.52% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             1      0.03%     99.55% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             8      0.24%     99.79% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             1      0.03%     99.82% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             1      0.03%     99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::156-159             1      0.03%     99.88% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             1      0.03%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::164-167             1      0.03%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-195             2      0.06%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            3354                       # Writes before turning the bus around for reads
+system.physmem.totQLat                      822128507                       # Total ticks spent queuing
+system.physmem.totMemAccLat                2278009757                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    388235000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       10588.03                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  30635.95                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.01                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.94                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.01                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.94                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  29338.03                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           0.97                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           0.87                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        0.97                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        0.87                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
+system.physmem.busUtil                           0.01                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.01                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.22                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         2.44                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      63933                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     56252                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   79.19                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  74.56                       # Row buffer hit rate for writes
-system.physmem.avgGap                     32873033.35                       # Average gap between requests
-system.physmem.pageHitRate                      76.95                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  136329480                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   74217000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 310923600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                246505680                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           250343745600                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            95969299725                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           2238262188750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             2585343209835                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              667.919112                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   3685961618484                       # Time in different power states
-system.physmem_0.memoryStateTime::REF    127987600000                       # Time in different power states
+system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                         3.53                       # Average write queue length when enqueuing
+system.physmem.readRowHits                      61504                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     51248                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   79.21                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  73.36                       # Row buffer hit rate for writes
+system.physmem.avgGap                     34834089.20                       # Average gap between requests
+system.physmem.pageHitRate                      76.44                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  129729600                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                   70607625                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 297164400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                234880560                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           250511061840                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            94606706745                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           2237443433250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             2583293584020                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              667.968853                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   3690534116962                       # Time in different power states
+system.physmem_0.memoryStateTime::REF    128073140000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     19335436766                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     17232140788                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  135762480                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   73895250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 318801600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                242358480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           250343745600                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            95643572940                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           2233792245000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             2580550381350                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.048855                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   3686442435237                       # Time in different power states
-system.physmem_1.memoryStateTime::REF    127987600000                       # Time in different power states
+system.physmem_1.actEnergy                  132798960                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                   72319500                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 308451000                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                217637280                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           250511061840                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            94562869185                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           2235084583500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             2580889721265                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              668.037449                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   3690605945988                       # Time in different power states
+system.physmem_1.memoryStateTime::REF    128073140000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     18834570263                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     17153124512                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
-system.cpu0.numCycles                      1094391152                       # number of cpu cycles simulated
+system.cpu0.numCycles                       902046715                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu0.committedInsts                   74122895                       # Number of instructions committed
-system.cpu0.committedOps                    150851838                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            138677128                       # Number of integer alu accesses
+system.cpu0.committedInsts                   73959427                       # Number of instructions committed
+system.cpu0.committedOps                    150307597                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            138246700                       # Number of integer alu accesses
 system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu0.num_func_calls                    1057792                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     14577160                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   138677128                       # number of integer instructions
+system.cpu0.num_func_calls                    1066960                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     14495182                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   138246700                       # number of integer instructions
 system.cpu0.num_fp_insts                            0                       # number of float instructions
-system.cpu0.num_int_register_reads          255069053                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes         118998749                       # number of times the integer registers were written
+system.cpu0.num_int_register_reads          254560897                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes         118518911                       # number of times the integer registers were written
 system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
 system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads            85946991                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           57322770                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     14647041                       # number of memory refs
-system.cpu0.num_load_insts                   10728215                       # Number of load instructions
-system.cpu0.num_store_insts                   3918826                       # Number of store instructions
-system.cpu0.num_idle_cycles              1038841182.346683                       # Number of idle cycles
-system.cpu0.num_busy_cycles              55549969.653317                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.050759                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.949241                       # Percentage of idle cycles
-system.cpu0.Branches                         16022842                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                99424      0.07%      0.07% # Class of executed instruction
-system.cpu0.op_class::IntAlu                135987078     90.15%     90.21% # Class of executed instruction
-system.cpu0.op_class::IntMult                   67182      0.04%     90.26% # Class of executed instruction
-system.cpu0.op_class::IntDiv                    53535      0.04%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     90.29% # Class of executed instruction
-system.cpu0.op_class::MemRead                10726354      7.11%     97.40% # Class of executed instruction
-system.cpu0.op_class::MemWrite                3918826      2.60%    100.00% # Class of executed instruction
+system.cpu0.num_cc_register_reads            85690938                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           57098279                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     14889374                       # number of memory refs
+system.cpu0.num_load_insts                   10848208                       # Number of load instructions
+system.cpu0.num_store_insts                   4041166                       # Number of store instructions
+system.cpu0.num_idle_cycles              853760386.040518                       # Number of idle cycles
+system.cpu0.num_busy_cycles              48286328.959482                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.053530                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.946470                       # Percentage of idle cycles
+system.cpu0.Branches                         15948833                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass                97349      0.06%      0.06% # Class of executed instruction
+system.cpu0.op_class::IntAlu                135200596     89.95%     90.01% # Class of executed instruction
+system.cpu0.op_class::IntMult                   70034      0.05%     90.06% # Class of executed instruction
+system.cpu0.op_class::IntDiv                    52579      0.03%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc                 0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     90.10% # Class of executed instruction
+system.cpu0.op_class::MemRead                10846498      7.22%     97.31% # Class of executed instruction
+system.cpu0.op_class::MemWrite                4041166      2.69%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 150852399                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          1650433                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.999438                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           20513006                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          1650945                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            12.425009                       # Average number of references to valid blocks.
+system.cpu0.op_class::total                 150308222                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          1651251                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.996861                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           20452818                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          1651763                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            12.382417                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle          7549500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   375.993952                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   118.546121                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu2.data    17.459365                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734363                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.231535                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu2.data     0.034100                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   417.977148                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data    68.931894                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu2.data    25.087819                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.816362                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.134633                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu2.data     0.049000                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          224                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         91826885                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        91826885                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data      5461220                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data      2267893                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu2.data      4648498                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       12377611                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      3770628                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data      1595824                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu2.data      2705065                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total       8071517                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data        23383                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data        10395                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu2.data        28426                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total        62204                       # number of SoftPFReq hits
-system.cpu0.dcache.demand_hits::cpu0.data      9231848                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data      3863717                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu2.data      7353563                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        20449128                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data      9255231                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data      3874112                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu2.data      7381989                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       20511332                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       389922                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data       165729                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu2.data       747444                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      1303095                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       142600                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data        62561                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu2.data       117557                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       322718                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       161787                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data        68211                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu2.data       176838                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       406836                       # number of SoftPFReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       532522                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data       228290                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu2.data       865001                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       1625813                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       694309                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data       296501                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu2.data      1041839                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      2032649                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2394641000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu2.data  12467623500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  14862264500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   3804839500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu2.data   5678837917                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total   9483677417                       # number of WriteReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data   6199480500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu2.data  18146461417                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  24345941917                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data   6199480500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu2.data  18146461417                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  24345941917                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data      5851142                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data      2433622                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu2.data      5395942                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     13680706                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      3913228                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data      1658385                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu2.data      2822622                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total      8394235                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       185170                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data        78606                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu2.data       205264                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       469040                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data      9764370                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data      4092007                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu2.data      8218564                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     22074941                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data      9949540                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data      4170613                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu2.data      8423828                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     22543981                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.066640                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.068100                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.138520                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.095251                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.036441                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.037724                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.041648                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.038445                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.873721                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.867758                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.861515                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.867380                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.054537                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.055789                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu2.data     0.105250                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.073650                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.069783                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.071093                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu2.data     0.123678                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.090164                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14449.136844                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 16680.344614                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 11405.357629                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 60818.073560                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 48307.101381                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 29386.887056                       # average WriteReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27156.163213                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 20978.543859                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 14974.626182                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 20908.801319                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 17417.721372                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 11977.445155                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs       181022                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets          183                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs            19401                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.330550                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          183                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks      1556926                       # number of writebacks
-system.cpu0.dcache.writebacks::total          1556926                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data           57                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       343172                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total       343229                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data         1684                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data        31593                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total        33277                       # number of WriteReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data         1741                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu2.data       374765                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total       376506                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data         1741                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu2.data       374765                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total       376506                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       165672                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       404272                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       569944                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        60877                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        85964                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       146841                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        68211                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data       173456                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       241667                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data       226549                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu2.data       490236                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       716785                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data       294760                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu2.data       663692                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       958452                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data       175893                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data       193266                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total       369159                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         2325                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         3182                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5507                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data       178218                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data       196448                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total       374666                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2228026000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   5917391000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8145417000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   3569732500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   4893697918                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8463430418                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data   1135489000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data   2736217500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3871706500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   5797758500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data  10811088918                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  16608847418                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   6933247500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data  13547306418                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  20480553918                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data  30576787000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data  32909630500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total  63486417500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data  30576787000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data  32909630500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total  63486417500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.068076                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.074921                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041660                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036709                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.030455                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017493                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.867758                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.845039                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.515238                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.055364                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.059650                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.032471                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.070675                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.078787                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.042515                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13448.416148                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14637.152709                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14291.609351                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58638.443090                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 56927.294193                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57636.698320                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16646.713873                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 15774.706554                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16020.832385                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 25591.631391                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 22052.825411                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23171.309972                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 23521.670172                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20412.038141                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21368.366823                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 173837.429574                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 170281.531671                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171975.808527                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 171569.577708                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 167523.367507                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 169448.035050                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements           963636                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          510.754232                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          132561753                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs           964148                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs           137.491083                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle     151167437500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   262.116311                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   168.300962                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu2.inst    80.336959                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.511946                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.328713                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu2.inst     0.156908                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.997567                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.tag_accesses         91512129                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        91512129                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data      5600779                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data      2451508                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu2.data      4254630                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       12306917                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      3889675                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data      1677991                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu2.data      2514442                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total       8082108                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data        23860                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data        10736                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu2.data        27491                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total        62087                       # number of SoftPFReq hits
+system.cpu0.dcache.demand_hits::cpu0.data      9490454                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data      4129499                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu2.data      6769072                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        20389025                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data      9514314                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data      4140235                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu2.data      6796563                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       20451112                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       387262                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data       176472                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu2.data       719884                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      1283618                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       146675                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data        64233                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu2.data       112265                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       323173                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       158823                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data        68896                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu2.data       179464                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       407183                       # number of SoftPFReq misses
+system.cpu0.dcache.demand_misses::cpu0.data       533937                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data       240705                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu2.data       832149                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       1606791                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       692760                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data       309601                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu2.data      1011613                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      2013974                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2460813500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu2.data   9669943500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  12130757000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   2732722991                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu2.data   3586634440                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total   6319357431                       # number of WriteReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data   5193536491                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu2.data  13256577940                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  18450114431                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data   5193536491                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu2.data  13256577940                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  18450114431                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data      5988041                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data      2627980                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu2.data      4974514                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     13590535                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      4036350                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data      1742224                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu2.data      2626707                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total      8405281                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       182683                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data        79632                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu2.data       206955                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       469270                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     10024391                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data      4370204                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu2.data      7601221                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     21995816                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     10207074                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data      4449836                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu2.data      7808176                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     22465086                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.064673                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.067151                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu2.data     0.144714                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.094449                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.036339                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.036868                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu2.data     0.042740                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.038449                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.869391                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.865180                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data     0.867164                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.867695                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.053264                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.055079                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu2.data     0.109476                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.073050                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.067871                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.069576                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu2.data     0.129558                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.089649                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 13944.498277                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 13432.641231                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total  9450.441642                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 42543.910311                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 31947.930700                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 19554.100841                       # average WriteReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 21576.354837                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 15930.534003                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 11482.585122                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 16774.934483                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 13104.396582                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total  9161.048966                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs       149019                       # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs            19247                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs     7.742453                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
+system.cpu0.dcache.writebacks::writebacks      1557863                       # number of writebacks
+system.cpu0.dcache.writebacks::total          1557863                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data           49                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data       325442                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total       325491                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data         1624                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data        29845                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total        31469                       # number of WriteReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data         1673                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu2.data       355287                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total       356960                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data         1673                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu2.data       355287                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total       356960                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       176423                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data       394442                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       570865                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data        62609                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data        82420                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       145029                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        68896                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data       176057                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       244953                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data       239032                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu2.data       476862                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       715894                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data       307928                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu2.data       652919                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       960847                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data       175968                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu2.data       193387                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total       369355                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data         2768                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu2.data         4032                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total         6800                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data       178736                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu2.data       197419                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total       376155                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2283564500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data   5222076000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7505640500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   2580696991                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data   2983674940                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5564371931                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data   1020231000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data   2452891500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3473122500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   4864261491                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data   8205750940                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  13070012431                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data   5884492491                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data  10658642440                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  16543134931                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data  30715210000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data  33235671500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total  63950881500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data  30715210000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data  33235671500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total  63950881500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.067133                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.079293                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042005                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035936                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.031378                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017255                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.865180                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.850702                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.521987                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.054696                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data     0.062735                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.032547                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.069200                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data     0.083620                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.042771                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12943.689315                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 13239.147961                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13147.837930                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 41219.265457                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 36200.860713                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38367.305373                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 14808.276242                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 13932.371334                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14178.730205                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 20349.833876                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 17207.810520                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18256.910145                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 19109.962365                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 16324.601428                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17217.241591                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 174549.974995                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 171860.939463                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 173142.048977                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 171846.801987                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 168350.926203                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 170012.046896                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements           956706                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          510.794700                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          133067935                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs           957218                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs           139.015287                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle     150766905000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   303.387688                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst    65.665696                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu2.inst   141.741316                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.592554                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.128253                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu2.inst     0.276839                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.997646                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        134549782                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       134549782                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     90303412                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     38158681                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu2.inst      4099660                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      132561753                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     90303412                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     38158681                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu2.inst      4099660                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       132561753                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     90303412                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     38158681                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu2.inst      4099660                       # number of overall hits
-system.cpu0.icache.overall_hits::total      132561753                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       363508                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst       156064                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu2.inst       504289                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1023861                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       363508                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst       156064                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu2.inst       504289                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1023861                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       363508                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst       156064                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu2.inst       504289                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1023861                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   2188883500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   7049558483                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total   9238441983                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst   2188883500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu2.inst   7049558483                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total   9238441983                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst   2188883500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu2.inst   7049558483                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total   9238441983                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     90666920                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     38314745                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu2.inst      4603949                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    133585614                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     90666920                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     38314745                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu2.inst      4603949                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    133585614                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     90666920                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     38314745                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu2.inst      4603949                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    133585614                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004009                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.004073                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.109534                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.007664                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004009                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.004073                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu2.inst     0.109534                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.007664                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004009                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.004073                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu2.inst     0.109534                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.007664                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14025.550415                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13979.203360                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total  9023.140820                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14025.550415                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13979.203360                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total  9023.140820                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14025.550415                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13979.203360                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total  9023.140820                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs         8315                       # number of cycles access was blocked
+system.cpu0.icache.tags.tag_accesses        135039924                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       135039924                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     90259731                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     39032907                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu2.inst      3775297                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      133067935                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     90259731                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     39032907                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu2.inst      3775297                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       133067935                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     90259731                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     39032907                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu2.inst      3775297                       # number of overall hits
+system.cpu0.icache.overall_hits::total      133067935                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       368418                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst       164616                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu2.inst       481723                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1014757                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       368418                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst       164616                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu2.inst       481723                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1014757                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       368418                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst       164616                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu2.inst       481723                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1014757                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst   2280778000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu2.inst   6376139484                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total   8656917484                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst   2280778000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu2.inst   6376139484                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total   8656917484                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst   2280778000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu2.inst   6376139484                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total   8656917484                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     90628149                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     39197523                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu2.inst      4257020                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    134082692                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     90628149                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     39197523                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu2.inst      4257020                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    134082692                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     90628149                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     39197523                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu2.inst      4257020                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    134082692                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004065                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.004200                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu2.inst     0.113160                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.007568                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004065                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.004200                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu2.inst     0.113160                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.007568                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004065                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.004200                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu2.inst     0.113160                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.007568                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13855.141663                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13236.111799                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  8531.025146                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13855.141663                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13236.111799                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  8531.025146                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13855.141663                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13236.111799                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  8531.025146                       # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs         3656                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs              445                       # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs              267                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.685393                       # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs    13.692884                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks       963636                       # number of writebacks
-system.cpu0.icache.writebacks::total           963636                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst        59693                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total        59693                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu2.inst        59693                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total        59693                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu2.inst        59693                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total        59693                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       156064                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       444596                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total       600660                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst       156064                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu2.inst       444596                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total       600660                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst       156064                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu2.inst       444596                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total       600660                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   2032819500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   6039299984                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total   8072119484                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   2032819500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   6039299984                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total   8072119484                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   2032819500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   6039299984                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total   8072119484                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004073                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.096568                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004496                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.004073                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.096568                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.004496                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.004073                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.096568                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.004496                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13025.550415                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 13583.792891                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13438.749848                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13025.550415                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 13583.792891                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 13438.749848                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13025.550415                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 13583.792891                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 13438.749848                       # average overall mshr miss latency
-system.cpu1.numCycles                      2608018193                       # number of cpu cycles simulated
+system.cpu0.icache.writebacks::writebacks       956706                       # number of writebacks
+system.cpu0.icache.writebacks::total           956706                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst        57525                       # number of ReadReq MSHR hits
+system.cpu0.icache.ReadReq_mshr_hits::total        57525                       # number of ReadReq MSHR hits
+system.cpu0.icache.demand_mshr_hits::cpu2.inst        57525                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.demand_mshr_hits::total        57525                       # number of demand (read+write) MSHR hits
+system.cpu0.icache.overall_mshr_hits::cpu2.inst        57525                       # number of overall MSHR hits
+system.cpu0.icache.overall_mshr_hits::total        57525                       # number of overall MSHR hits
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       164616                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst       424198                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total       588814                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst       164616                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu2.inst       424198                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total       588814                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst       164616                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu2.inst       424198                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total       588814                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst   2116162000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst   5491871486                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total   7608033486                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst   2116162000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst   5491871486                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total   7608033486                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst   2116162000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst   5491871486                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total   7608033486                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004200                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.099647                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004391                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.004200                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst     0.099647                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.004391                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.004200                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst     0.099647                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.004391                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12855.141663                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12946.481327                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12920.945300                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12855.141663                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12946.481327                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12920.945300                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12855.141663                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12946.481327                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12920.945300                       # average overall mshr miss latency
+system.cpu1.numCycles                      2608017339                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   34908148                       # Number of instructions committed
-system.cpu1.committedOps                     67674268                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             62730034                       # Number of integer alu accesses
+system.cpu1.committedInsts                   35627427                       # Number of instructions committed
+system.cpu1.committedOps                     68998423                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             64051827                       # Number of integer alu accesses
 system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu1.num_func_calls                     443264                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      6458850                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    62730034                       # number of integer instructions
+system.cpu1.num_func_calls                     468203                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      6587290                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    64051827                       # number of integer instructions
 system.cpu1.num_fp_insts                            0                       # number of float instructions
-system.cpu1.num_int_register_reads          115909409                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          54110121                       # number of times the integer registers were written
+system.cpu1.num_int_register_reads          118624529                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          55196381                       # number of times the integer registers were written
 system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
 system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads            35540821                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes           26573137                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                      4349098                       # number of memory refs
-system.cpu1.num_load_insts                    2688265                       # Number of load instructions
-system.cpu1.num_store_insts                   1660833                       # Number of store instructions
-system.cpu1.num_idle_cycles              2478843361.099947                       # Number of idle cycles
-system.cpu1.num_busy_cycles              129174831.900053                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.049530                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.950470                       # Percentage of idle cycles
-system.cpu1.Branches                          7053791                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                19486      0.03%      0.03% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 63254522     93.47%     93.50% # Class of executed instruction
-system.cpu1.op_class::IntMult                   28142      0.04%     93.54% # Class of executed instruction
-system.cpu1.op_class::IntDiv                    23340      0.03%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     93.57% # Class of executed instruction
-system.cpu1.op_class::MemRead                 2688234      3.97%     97.55% # Class of executed instruction
-system.cpu1.op_class::MemWrite                1660833      2.45%    100.00% # Class of executed instruction
+system.cpu1.num_cc_register_reads            36419223                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes           27076219                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                      4628508                       # number of memory refs
+system.cpu1.num_load_insts                    2883555                       # Number of load instructions
+system.cpu1.num_store_insts                   1744953                       # Number of store instructions
+system.cpu1.num_idle_cycles              2479194289.218051                       # Number of idle cycles
+system.cpu1.num_busy_cycles              128823049.781949                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.049395                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.950605                       # Percentage of idle cycles
+system.cpu1.Branches                          7222524                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass                27694      0.04%      0.04% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 64285165     93.17%     93.21% # Class of executed instruction
+system.cpu1.op_class::IntMult                   28263      0.04%     93.25% # Class of executed instruction
+system.cpu1.op_class::IntDiv                    29212      0.04%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc                 0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     93.29% # Class of executed instruction
+system.cpu1.op_class::MemRead                 2883455      4.18%     97.47% # Class of executed instruction
+system.cpu1.op_class::MemWrite                1744953      2.53%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  67674557                       # Class of executed instruction
-system.cpu2.branchPred.lookups               31525113                       # Number of BP lookups
-system.cpu2.branchPred.condPredicted         31525113                       # Number of conditional branches predicted
-system.cpu2.branchPred.condIncorrect           914299                       # Number of conditional branches incorrect
-system.cpu2.branchPred.BTBLookups            30286127                       # Number of BTB lookups
+system.cpu1.op_class::total                  68998742                       # Class of executed instruction
+system.cpu2.branchPred.lookups               31199361                       # Number of BP lookups
+system.cpu2.branchPred.condPredicted         31199361                       # Number of conditional branches predicted
+system.cpu2.branchPred.condIncorrect           851763                       # Number of conditional branches incorrect
+system.cpu2.branchPred.BTBLookups            30042490                       # Number of BTB lookups
 system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
 system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
 system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
-system.cpu2.branchPred.usedRAS                 909220                       # Number of times the RAS was used to get a target.
-system.cpu2.branchPred.RASInCorrect            192056                       # Number of incorrect RAS predictions.
-system.cpu2.branchPred.indirectLookups       30286127                       # Number of indirect predictor lookups.
-system.cpu2.branchPred.indirectHits          24878264                       # Number of indirect target hits.
-system.cpu2.branchPred.indirectMisses         5407863                       # Number of indirect misses.
-system.cpu2.branchPredindirectMispredicted       624695                       # Number of mispredicted indirect branches.
-system.cpu2.numCycles                       158988186                       # number of cpu cycles simulated
+system.cpu2.branchPred.usedRAS                 863549                       # Number of times the RAS was used to get a target.
+system.cpu2.branchPred.RASInCorrect            181695                       # Number of incorrect RAS predictions.
+system.cpu2.branchPred.indirectLookups       30042490                       # Number of indirect predictor lookups.
+system.cpu2.branchPred.indirectHits          24994810                       # Number of indirect target hits.
+system.cpu2.branchPred.indirectMisses         5047680                       # Number of indirect misses.
+system.cpu2.branchPredindirectMispredicted       585906                       # Number of mispredicted indirect branches.
+system.cpu2.numCycles                       154015967                       # number of cpu cycles simulated
 system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.fetch.icacheStallCycles          11233712                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu2.fetch.Insts                     154626280                       # Number of instructions fetch has processed
-system.cpu2.fetch.Branches                   31525113                       # Number of branches that fetch encountered
-system.cpu2.fetch.predictedBranches          25787484                       # Number of branches that fetch has predicted taken
-system.cpu2.fetch.Cycles                    144779980                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu2.fetch.SquashCycles                1869040                       # Number of cycles fetch has spent squashing
-system.cpu2.fetch.TlbCycles                    156982                       # Number of cycles fetch has spent waiting for tlb
-system.cpu2.fetch.MiscStallCycles               17620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu2.fetch.PendingDrainCycles            10414                       # Number of cycles fetch has spent waiting on pipes to drain
-system.cpu2.fetch.PendingTrapStallCycles       116139                       # Number of stall cycles due to pending traps
-system.cpu2.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
-system.cpu2.fetch.IcacheWaitRetryStallCycles          930                       # Number of stall cycles due to full MSHR
-system.cpu2.fetch.CacheLines                  4603960                       # Number of cache lines fetched
-system.cpu2.fetch.IcacheSquashes               388777                       # Number of outstanding Icache misses that were squashed
-system.cpu2.fetch.ItlbSquashes                   3488                       # Number of outstanding ITLB misses that were squashed
-system.cpu2.fetch.rateDist::samples         157249670                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::mean             1.926249                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::stdev            3.092305                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.icacheStallCycles          10525182                       # Number of cycles fetch is stalled on an Icache miss
+system.cpu2.fetch.Insts                     153136013                       # Number of instructions fetch has processed
+system.cpu2.fetch.Branches                   31199361                       # Number of branches that fetch encountered
+system.cpu2.fetch.predictedBranches          25858359                       # Number of branches that fetch has predicted taken
+system.cpu2.fetch.Cycles                    140984091                       # Number of cycles fetch has run and was not squashing or blocked
+system.cpu2.fetch.SquashCycles                1735783                       # Number of cycles fetch has spent squashing
+system.cpu2.fetch.TlbCycles                    143780                       # Number of cycles fetch has spent waiting for tlb
+system.cpu2.fetch.MiscStallCycles               16316                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
+system.cpu2.fetch.PendingDrainCycles             7923                       # Number of cycles fetch has spent waiting on pipes to drain
+system.cpu2.fetch.PendingTrapStallCycles        66490                       # Number of stall cycles due to pending traps
+system.cpu2.fetch.PendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
+system.cpu2.fetch.IcacheWaitRetryStallCycles          488                       # Number of stall cycles due to full MSHR
+system.cpu2.fetch.CacheLines                  4257020                       # Number of cache lines fetched
+system.cpu2.fetch.IcacheSquashes               368090                       # Number of outstanding Icache misses that were squashed
+system.cpu2.fetch.ItlbSquashes                   3025                       # Number of outstanding ITLB misses that were squashed
+system.cpu2.fetch.rateDist::samples         152611536                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::mean             1.969429                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::stdev            3.111517                       # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::0                99582992     63.33%     63.33% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::1                  964125      0.61%     63.94% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::2                23469226     14.92%     78.87% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::3                  593390      0.38%     79.24% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::4                  847641      0.54%     79.78% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::5                  856615      0.54%     80.33% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::6                  597782      0.38%     80.71% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::7                  744225      0.47%     81.18% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::8                29593674     18.82%    100.00% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::0                95212585     62.39%     62.39% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::1                  896814      0.59%     62.98% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::2                23718994     15.54%     78.52% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::3                  549190      0.36%     78.88% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::4                  778244      0.51%     79.39% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::5                  799023      0.52%     79.91% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::6                  532989      0.35%     80.26% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::7                  720428      0.47%     80.73% # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.rateDist::8                29403269     19.27%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
 system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::total           157249670                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.branchRate                 0.198286                       # Number of branch fetches per cycle
-system.cpu2.fetch.rate                       0.972565                       # Number of inst fetches per cycle
-system.cpu2.decode.IdleCycles                10427860                       # Number of cycles decode is idle
-system.cpu2.decode.BlockedCycles             93427042                       # Number of cycles decode is blocked
-system.cpu2.decode.RunCycles                 27103012                       # Number of cycles decode is running
-system.cpu2.decode.UnblockCycles              4279379                       # Number of cycles decode is unblocking
-system.cpu2.decode.SquashCycles                935172                       # Number of cycles decode is squashing
-system.cpu2.decode.DecodedInsts             295647983                       # Number of instructions handled by decode
-system.cpu2.rename.SquashCycles                935172                       # Number of cycles rename is squashing
-system.cpu2.rename.IdleCycles                12376342                       # Number of cycles rename is idle
-system.cpu2.rename.BlockCycles               77584212                       # Number of cycles rename is blocking
-system.cpu2.rename.serializeStallCycles       4407531                       # count of cycles rename stalled for serializing inst
-system.cpu2.rename.RunCycles                 29150273                       # Number of cycles rename is running
-system.cpu2.rename.UnblockCycles             11718994                       # Number of cycles rename is unblocking
-system.cpu2.rename.RenamedInsts             291618982                       # Number of instructions processed by rename
-system.cpu2.rename.ROBFullEvents               179072                       # Number of times rename has blocked due to ROB full
-system.cpu2.rename.IQFullEvents               5037051                       # Number of times rename has blocked due to IQ full
-system.cpu2.rename.LQFullEvents                 41813                       # Number of times rename has blocked due to LQ full
-system.cpu2.rename.SQFullEvents               5015695                       # Number of times rename has blocked due to SQ full
-system.cpu2.rename.RenamedOperands          346213395                       # Number of destination operands rename has renamed
-system.cpu2.rename.RenameLookups            638570663                       # Number of register rename lookups that rename has made
-system.cpu2.rename.int_rename_lookups       392106863                       # Number of integer rename lookups
-system.cpu2.rename.fp_rename_lookups              174                       # Number of floating rename lookups
-system.cpu2.rename.CommittedMaps            316477400                       # Number of HB maps that are committed
-system.cpu2.rename.UndoneMaps                29735995                       # Number of HB maps that are undone due to squashing
-system.cpu2.rename.serializingInsts            200602                       # count of serializing insts renamed
-system.cpu2.rename.tempSerializingInsts        204223                       # count of temporary serializing insts renamed
-system.cpu2.rename.skidInsts                 19899289                       # count of insts added to the skid buffer
-system.cpu2.memDep0.insertedLoads             7937355                       # Number of loads inserted to the mem dependence unit.
-system.cpu2.memDep0.insertedStores            4436501                       # Number of stores inserted to the mem dependence unit.
-system.cpu2.memDep0.conflictingLoads           473319                       # Number of conflicting loads.
-system.cpu2.memDep0.conflictingStores          392747                       # Number of conflicting stores.
-system.cpu2.iq.iqInstsAdded                 284970653                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu2.iq.iqNonSpecInstsAdded             434962                       # Number of non-speculative instructions added to the IQ
-system.cpu2.iq.iqInstsIssued                278681427                       # Number of instructions issued
-system.cpu2.iq.iqSquashedInstsIssued           430528                       # Number of squashed instructions issued
-system.cpu2.iq.iqSquashedInstsExamined       21014667                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu2.iq.iqSquashedOperandsExamined     31387480                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu2.iq.iqSquashedNonSpecRemoved        100533                       # Number of squashed non-spec instructions that were removed
-system.cpu2.iq.issued_per_cycle::samples    157249670                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::mean        1.772223                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::stdev       2.401212                       # Number of insts issued each cycle
+system.cpu2.fetch.rateDist::total           152611536                       # Number of instructions fetched each cycle (Total)
+system.cpu2.fetch.branchRate                 0.202572                       # Number of branch fetches per cycle
+system.cpu2.fetch.rate                       0.994287                       # Number of inst fetches per cycle
+system.cpu2.decode.IdleCycles                10167862                       # Number of cycles decode is idle
+system.cpu2.decode.BlockedCycles             90185488                       # Number of cycles decode is blocked
+system.cpu2.decode.RunCycles                 25340442                       # Number of cycles decode is running
+system.cpu2.decode.UnblockCycles              4831486                       # Number of cycles decode is unblocking
+system.cpu2.decode.SquashCycles                868543                       # Number of cycles decode is squashing
+system.cpu2.decode.DecodedInsts             293911699                       # Number of instructions handled by decode
+system.cpu2.rename.SquashCycles                868543                       # Number of cycles rename is squashing
+system.cpu2.rename.IdleCycles                12378234                       # Number of cycles rename is idle
+system.cpu2.rename.BlockCycles               76415835                       # Number of cycles rename is blocking
+system.cpu2.rename.serializeStallCycles       3891181                       # count of cycles rename stalled for serializing inst
+system.cpu2.rename.RunCycles                 27683635                       # Number of cycles rename is running
+system.cpu2.rename.UnblockCycles             10156457                       # Number of cycles rename is unblocking
+system.cpu2.rename.RenamedInsts             290176548                       # Number of instructions processed by rename
+system.cpu2.rename.ROBFullEvents               179480                       # Number of times rename has blocked due to ROB full
+system.cpu2.rename.IQFullEvents               5269403                       # Number of times rename has blocked due to IQ full
+system.cpu2.rename.LQFullEvents                 20140                       # Number of times rename has blocked due to LQ full
+system.cpu2.rename.SQFullEvents               2921556                       # Number of times rename has blocked due to SQ full
+system.cpu2.rename.RenamedOperands          344456385                       # Number of destination operands rename has renamed
+system.cpu2.rename.RenameLookups            633379614                       # Number of register rename lookups that rename has made
+system.cpu2.rename.int_rename_lookups       389227303                       # Number of integer rename lookups
+system.cpu2.rename.fp_rename_lookups              120                       # Number of floating rename lookups
+system.cpu2.rename.CommittedMaps            317474127                       # Number of HB maps that are committed
+system.cpu2.rename.UndoneMaps                26982256                       # Number of HB maps that are undone due to squashing
+system.cpu2.rename.serializingInsts            189266                       # count of serializing insts renamed
+system.cpu2.rename.tempSerializingInsts        192828                       # count of temporary serializing insts renamed
+system.cpu2.rename.skidInsts                 22388341                       # count of insts added to the skid buffer
+system.cpu2.memDep0.insertedLoads             7330700                       # Number of loads inserted to the mem dependence unit.
+system.cpu2.memDep0.insertedStores            4149427                       # Number of stores inserted to the mem dependence unit.
+system.cpu2.memDep0.conflictingLoads           414211                       # Number of conflicting loads.
+system.cpu2.memDep0.conflictingStores          341335                       # Number of conflicting stores.
+system.cpu2.iq.iqInstsAdded                 283979915                       # Number of instructions added to the IQ (excludes non-spec)
+system.cpu2.iq.iqNonSpecInstsAdded             425629                       # Number of non-speculative instructions added to the IQ
+system.cpu2.iq.iqInstsIssued                278392066                       # Number of instructions issued
+system.cpu2.iq.iqSquashedInstsIssued           405323                       # Number of squashed instructions issued
+system.cpu2.iq.iqSquashedInstsExamined       19156154                       # Number of squashed instructions iterated over during squash; mainly for profiling
+system.cpu2.iq.iqSquashedOperandsExamined     28402257                       # Number of squashed operands that are examined and possibly removed from graph
+system.cpu2.iq.iqSquashedNonSpecRemoved         93435                       # Number of squashed non-spec instructions that were removed
+system.cpu2.iq.issued_per_cycle::samples    152611536                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::mean        1.824188                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::stdev       2.420511                       # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::0           94617673     60.17%     60.17% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::1            5061925      3.22%     63.39% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::2            3636668      2.31%     65.70% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::3            3244908      2.06%     67.77% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::4           23176493     14.74%     82.50% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::5            2489677      1.58%     84.09% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::6           24037063     15.29%     99.37% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::7             647397      0.41%     99.79% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::8             337866      0.21%    100.00% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::0           90358507     59.21%     59.21% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::1            4845557      3.18%     62.38% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::2            3452107      2.26%     64.65% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::3            3415281      2.24%     66.88% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::4           22680576     14.86%     81.74% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::5            2703807      1.77%     83.52% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::6           24243891     15.89%     99.40% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::7             602713      0.39%     99.80% # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::8             309097      0.20%    100.00% # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
 system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::total      157249670                       # Number of insts issued each cycle
+system.cpu2.iq.issued_per_cycle::total      152611536                       # Number of insts issued each cycle
 system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntAlu                1411870     83.47%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntMult                     0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntDiv                      0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatMult                   0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMult                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShift                   0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     83.47% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemRead                217423     12.85%     96.32% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemWrite                62231      3.68%    100.00% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntAlu                1789790     87.09%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntMult                     0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::IntDiv                      0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatMult                   0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMult                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdShift                   0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     87.09% # attempts to use FU when none available
+system.cpu2.iq.fu_full::MemRead                208308     10.14%     97.22% # attempts to use FU when none available
+system.cpu2.iq.fu_full::MemWrite                57058      2.78%    100.00% # attempts to use FU when none available
 system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
 system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu2.iq.FU_type_0::No_OpClass           115362      0.04%      0.04% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntAlu            267146597     95.86%     95.90% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntMult               53270      0.02%     95.92% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntDiv                46547      0.02%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCvt                 45      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     95.94% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemRead             7662410      2.75%     98.69% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemWrite            3657196      1.31%    100.00% # Type of FU issued
+system.cpu2.iq.FU_type_0::No_OpClass           101487      0.04%      0.04% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntAlu            267636712     96.14%     96.17% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntMult               50542      0.02%     96.19% # Type of FU issued
+system.cpu2.iq.FU_type_0::IntDiv                41904      0.02%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatCvt                 34      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     96.21% # Type of FU issued
+system.cpu2.iq.FU_type_0::MemRead             7148788      2.57%     98.77% # Type of FU issued
+system.cpu2.iq.FU_type_0::MemWrite            3412599      1.23%    100.00% # Type of FU issued
 system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
 system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::total             278681427                       # Type of FU issued
-system.cpu2.iq.rate                          1.752844                       # Inst issue rate
-system.cpu2.iq.fu_busy_cnt                    1691524                       # FU busy when requested
-system.cpu2.iq.fu_busy_rate                  0.006070                       # FU busy rate (busy events/executed inst)
-system.cpu2.iq.int_inst_queue_reads         716734322                       # Number of integer instruction queue reads
-system.cpu2.iq.int_inst_queue_writes        306424660                       # Number of integer instruction queue writes
-system.cpu2.iq.int_inst_queue_wakeup_accesses    275127315                       # Number of integer instruction queue wakeup accesses
-system.cpu2.iq.fp_inst_queue_reads                254                       # Number of floating instruction queue reads
-system.cpu2.iq.fp_inst_queue_writes               266                       # Number of floating instruction queue writes
-system.cpu2.iq.fp_inst_queue_wakeup_accesses           90                       # Number of floating instruction queue wakeup accesses
-system.cpu2.iq.int_alu_accesses             280257468                       # Number of integer alu accesses
-system.cpu2.iq.fp_alu_accesses                    121                       # Number of floating point alu accesses
-system.cpu2.iew.lsq.thread0.forwLoads          646730                       # Number of loads that had data forwarded from stores
+system.cpu2.iq.FU_type_0::total             278392066                       # Type of FU issued
+system.cpu2.iq.rate                          1.807553                       # Inst issue rate
+system.cpu2.iq.fu_busy_cnt                    2055156                       # FU busy when requested
+system.cpu2.iq.fu_busy_rate                  0.007382                       # FU busy rate (busy events/executed inst)
+system.cpu2.iq.int_inst_queue_reads         711855943                       # Number of integer instruction queue reads
+system.cpu2.iq.int_inst_queue_writes        303565687                       # Number of integer instruction queue writes
+system.cpu2.iq.int_inst_queue_wakeup_accesses    275033680                       # Number of integer instruction queue wakeup accesses
+system.cpu2.iq.fp_inst_queue_reads                203                       # Number of floating instruction queue reads
+system.cpu2.iq.fp_inst_queue_writes               174                       # Number of floating instruction queue writes
+system.cpu2.iq.fp_inst_queue_wakeup_accesses           83                       # Number of floating instruction queue wakeup accesses
+system.cpu2.iq.int_alu_accesses             280345636                       # Number of integer alu accesses
+system.cpu2.iq.fp_alu_accesses                     99                       # Number of floating point alu accesses
+system.cpu2.iew.lsq.thread0.forwLoads          602114                       # Number of loads that had data forwarded from stores
 system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu2.iew.lsq.thread0.squashedLoads      2931016                       # Number of loads squashed
-system.cpu2.iew.lsq.thread0.ignoredResponses        14365                       # Number of memory responses ignored because the instruction is squashed
-system.cpu2.iew.lsq.thread0.memOrderViolation         5986                       # Number of memory ordering violations
-system.cpu2.iew.lsq.thread0.squashedStores      1611688                       # Number of stores squashed
+system.cpu2.iew.lsq.thread0.squashedLoads      2634716                       # Number of loads squashed
+system.cpu2.iew.lsq.thread0.ignoredResponses        13210                       # Number of memory responses ignored because the instruction is squashed
+system.cpu2.iew.lsq.thread0.memOrderViolation         5396                       # Number of memory ordering violations
+system.cpu2.iew.lsq.thread0.squashedStores      1520030                       # Number of stores squashed
 system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
 system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu2.iew.lsq.thread0.rescheduledLoads       711699                       # Number of loads that were rescheduled
-system.cpu2.iew.lsq.thread0.cacheBlocked        22857                       # Number of times an access to memory failed due to the cache being blocked
+system.cpu2.iew.lsq.thread0.rescheduledLoads       706535                       # Number of loads that were rescheduled
+system.cpu2.iew.lsq.thread0.cacheBlocked        19267                       # Number of times an access to memory failed due to the cache being blocked
 system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu2.iew.iewSquashCycles                935172                       # Number of cycles IEW is squashing
-system.cpu2.iew.iewBlockCycles               70777745                       # Number of cycles IEW is blocking
-system.cpu2.iew.iewUnblockCycles              3837930                       # Number of cycles IEW is unblocking
-system.cpu2.iew.iewDispatchedInsts          285405615                       # Number of instructions dispatched to IQ
-system.cpu2.iew.iewDispSquashedInsts            65161                       # Number of squashed instructions skipped by dispatch
-system.cpu2.iew.iewDispLoadInsts              7937355                       # Number of dispatched load instructions
-system.cpu2.iew.iewDispStoreInsts             4436501                       # Number of dispatched store instructions
-system.cpu2.iew.iewDispNonSpecInsts            268097                       # Number of dispatched non-speculative instructions
-system.cpu2.iew.iewIQFullEvents                149220                       # Number of times the IQ has become full, causing a stall
-system.cpu2.iew.iewLSQFullEvents              3382117                       # Number of times the LSQ has become full, causing a stall
-system.cpu2.iew.memOrderViolationEvents          5986                       # Number of memory order violations
-system.cpu2.iew.predictedTakenIncorrect        291238                       # Number of branches that were predicted taken incorrectly
-system.cpu2.iew.predictedNotTakenIncorrect       909786                       # Number of branches that were predicted not taken incorrectly
-system.cpu2.iew.branchMispredicts             1201024                       # Number of branch mispredicts detected at execute
-system.cpu2.iew.iewExecutedInsts            276567393                       # Number of executed instructions
-system.cpu2.iew.iewExecLoadInsts              7166969                       # Number of load instructions executed
-system.cpu2.iew.iewExecSquashedInsts          1944228                       # Number of squashed instructions skipped in execute
+system.cpu2.iew.iewSquashCycles                868543                       # Number of cycles IEW is squashing
+system.cpu2.iew.iewBlockCycles               71343644                       # Number of cycles IEW is blocking
+system.cpu2.iew.iewUnblockCycles              2239546                       # Number of cycles IEW is unblocking
+system.cpu2.iew.iewDispatchedInsts          284405544                       # Number of instructions dispatched to IQ
+system.cpu2.iew.iewDispSquashedInsts            59883                       # Number of squashed instructions skipped by dispatch
+system.cpu2.iew.iewDispLoadInsts              7330707                       # Number of dispatched load instructions
+system.cpu2.iew.iewDispStoreInsts             4149427                       # Number of dispatched store instructions
+system.cpu2.iew.iewDispNonSpecInsts            256703                       # Number of dispatched non-speculative instructions
+system.cpu2.iew.iewIQFullEvents                145075                       # Number of times the IQ has become full, causing a stall
+system.cpu2.iew.iewLSQFullEvents              1788429                       # Number of times the LSQ has become full, causing a stall
+system.cpu2.iew.memOrderViolationEvents          5396                       # Number of memory order violations
+system.cpu2.iew.predictedTakenIncorrect        270430                       # Number of branches that were predicted taken incorrectly
+system.cpu2.iew.predictedNotTakenIncorrect       847907                       # Number of branches that were predicted not taken incorrectly
+system.cpu2.iew.branchMispredicts             1118337                       # Number of branch mispredicts detected at execute
+system.cpu2.iew.iewExecutedInsts            276410000                       # Number of executed instructions
+system.cpu2.iew.iewExecLoadInsts              6693207                       # Number of load instructions executed
+system.cpu2.iew.iewExecSquashedInsts          1826872                       # Number of squashed instructions skipped in execute
 system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
 system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
-system.cpu2.iew.exec_refs                    10526010                       # number of memory reference insts executed
-system.cpu2.iew.exec_branches                27939467                       # Number of branches executed
-system.cpu2.iew.exec_stores                   3359041                       # Number of stores executed
-system.cpu2.iew.exec_rate                    1.739547                       # Inst execution rate
-system.cpu2.iew.wb_sent                     276091917                       # cumulative count of insts sent to commit
-system.cpu2.iew.wb_count                    275127405                       # cumulative count of insts written-back
-system.cpu2.iew.wb_producers                214085717                       # num instructions producing a value
-system.cpu2.iew.wb_consumers                350028244                       # num instructions consuming a value
-system.cpu2.iew.wb_rate                      1.730490                       # insts written-back per cycle
-system.cpu2.iew.wb_fanout                    0.611624                       # average fanout of values written-back
-system.cpu2.commit.commitSquashedInsts       20995894                       # The number of squashed insts skipped by commit
-system.cpu2.commit.commitNonSpecStalls         334429                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu2.commit.branchMispredicts           920745                       # The number of times a branch was mispredicted
-system.cpu2.commit.committed_per_cycle::samples    153916196                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::mean     1.717759                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::stdev     2.626761                       # Number of insts commited each cycle
+system.cpu2.iew.exec_refs                     9818298                       # number of memory reference insts executed
+system.cpu2.iew.exec_branches                27929809                       # Number of branches executed
+system.cpu2.iew.exec_stores                   3125091                       # Number of stores executed
+system.cpu2.iew.exec_rate                    1.794684                       # Inst execution rate
+system.cpu2.iew.wb_sent                     275971770                       # cumulative count of insts sent to commit
+system.cpu2.iew.wb_count                    275033763                       # cumulative count of insts written-back
+system.cpu2.iew.wb_producers                214243041                       # num instructions producing a value
+system.cpu2.iew.wb_consumers                350261962                       # num instructions consuming a value
+system.cpu2.iew.wb_rate                      1.785748                       # insts written-back per cycle
+system.cpu2.iew.wb_fanout                    0.611665                       # average fanout of values written-back
+system.cpu2.commit.commitSquashedInsts       19130941                       # The number of squashed insts skipped by commit
+system.cpu2.commit.commitNonSpecStalls         332194                       # The number of times commit has been forced to stall to communicate backwards
+system.cpu2.commit.branchMispredicts           855634                       # The number of times a branch was mispredicted
+system.cpu2.commit.committed_per_cycle::samples    149565660                       # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::mean     1.773464                       # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::stdev     2.653305                       # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::0     97481519     63.33%     63.33% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::1      4123104      2.68%     66.01% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::2      1212307      0.79%     66.80% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::3     24190287     15.72%     82.52% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::4      1026189      0.67%     83.18% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::5       685449      0.45%     83.63% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::6       433933      0.28%     83.91% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::7     22970494     14.92%     98.84% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::8      1792914      1.16%    100.00% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::0     93221920     62.33%     62.33% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::1      3884084      2.60%     64.93% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::2      1108913      0.74%     65.67% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::3     24362236     16.29%     81.96% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::4       961331      0.64%     82.60% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::5       644406      0.43%     83.03% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::6       409687      0.27%     83.30% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::7     23249373     15.54%     98.85% # Number of insts commited each cycle
+system.cpu2.commit.committed_per_cycle::8      1723710      1.15%    100.00% # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
 system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::total    153916196                       # Number of insts commited each cycle
-system.cpu2.commit.committedInsts           133896717                       # Number of instructions committed
-system.cpu2.commit.committedOps             264390948                       # Number of ops (including micro ops) committed
+system.cpu2.commit.committed_per_cycle::total    149565660                       # Number of insts commited each cycle
+system.cpu2.commit.committedInsts           134145476                       # Number of instructions committed
+system.cpu2.commit.committedOps             265249385                       # Number of ops (including micro ops) committed
 system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu2.commit.refs                       7831152                       # Number of memory references committed
-system.cpu2.commit.loads                      5006339                       # Number of loads committed
-system.cpu2.commit.membars                     148306                       # Number of memory barriers committed
-system.cpu2.commit.branches                  26996003                       # Number of branches committed
+system.cpu2.commit.refs                       7325387                       # Number of memory references committed
+system.cpu2.commit.loads                      4695990                       # Number of loads committed
+system.cpu2.commit.membars                     151817                       # Number of memory barriers committed
+system.cpu2.commit.branches                  27066281                       # Number of branches committed
 system.cpu2.commit.fp_insts                        48                       # Number of committed floating point instructions.
-system.cpu2.commit.int_insts                241389293                       # Number of committed integer instructions.
-system.cpu2.commit.function_calls              403260                       # Number of function calls committed.
-system.cpu2.commit.op_class_0::No_OpClass        53378      0.02%      0.02% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntAlu       256414257     96.98%     97.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntMult          47916      0.02%     97.02% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntDiv           44914      0.02%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCvt            16      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatMult            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMult             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShift            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     97.04% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemRead        5005654      1.89%     98.93% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemWrite       2824813      1.07%    100.00% # Class of committed instruction
+system.cpu2.commit.int_insts                241954507                       # Number of committed integer instructions.
+system.cpu2.commit.function_calls              387238                       # Number of function calls committed.
+system.cpu2.commit.op_class_0::No_OpClass        47651      0.02%      0.02% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntAlu       257791047     97.19%     97.21% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntMult          45496      0.02%     97.22% # Class of committed instruction
+system.cpu2.commit.op_class_0::IntDiv           40577      0.02%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatCvt            16      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatMult            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMult             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdShift            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     97.24% # Class of committed instruction
+system.cpu2.commit.op_class_0::MemRead        4695201      1.77%     99.01% # Class of committed instruction
+system.cpu2.commit.op_class_0::MemWrite       2629397      0.99%    100.00% # Class of committed instruction
 system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
 system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::total        264390948                       # Class of committed instruction
-system.cpu2.commit.bw_lim_events              1792914                       # number cycles where commit BW limit reached
-system.cpu2.rob.rob_reads                   437472336                       # The number of ROB reads
-system.cpu2.rob.rob_writes                  574170009                       # The number of ROB writes
-system.cpu2.timesIdled                         144166                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu2.idleCycles                        1738516                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu2.quiesceCycles                  4904586400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu2.committedInsts                  133896717                       # Number of Instructions Simulated
-system.cpu2.committedOps                    264390948                       # Number of Ops (including micro ops) Simulated
-system.cpu2.cpi                              1.187394                       # CPI: Cycles Per Instruction
-system.cpu2.cpi_total                        1.187394                       # CPI: Total CPI of All Threads
-system.cpu2.ipc                              0.842180                       # IPC: Instructions Per Cycle
-system.cpu2.ipc_total                        0.842180                       # IPC: Total IPC of All Threads
-system.cpu2.int_regfile_reads               366421934                       # number of integer regfile reads
-system.cpu2.int_regfile_writes              220787905                       # number of integer regfile writes
-system.cpu2.fp_regfile_reads                    73116                       # number of floating regfile reads
+system.cpu2.commit.op_class_0::total        265249385                       # Class of committed instruction
+system.cpu2.commit.bw_lim_events              1723710                       # number cycles where commit BW limit reached
+system.cpu2.rob.rob_reads                   432186718                       # The number of ROB reads
+system.cpu2.rob.rob_writes                  571865889                       # The number of ROB writes
+system.cpu2.timesIdled                         138407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
+system.cpu2.idleCycles                        1404431                       # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu2.quiesceCycles                  4914533165                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
+system.cpu2.committedInsts                  134145476                       # Number of Instructions Simulated
+system.cpu2.committedOps                    265249385                       # Number of Ops (including micro ops) Simulated
+system.cpu2.cpi                              1.148126                       # CPI: Cycles Per Instruction
+system.cpu2.cpi_total                        1.148126                       # CPI: Total CPI of All Threads
+system.cpu2.ipc                              0.870984                       # IPC: Instructions Per Cycle
+system.cpu2.ipc_total                        0.870984                       # IPC: Total IPC of All Threads
+system.cpu2.int_regfile_reads               365815904                       # number of integer regfile reads
+system.cpu2.int_regfile_writes              220629753                       # number of integer regfile writes
+system.cpu2.fp_regfile_reads                    73051                       # number of floating regfile reads
 system.cpu2.fp_regfile_writes                   73024                       # number of floating regfile writes
-system.cpu2.cc_regfile_reads                138717483                       # number of cc regfile reads
-system.cpu2.cc_regfile_writes               106912566                       # number of cc regfile writes
-system.cpu2.misc_regfile_reads               90334480                       # number of misc regfile reads
-system.cpu2.misc_regfile_writes                137702                       # number of misc regfile writes
-system.iobus.trans_dist::ReadReq              3545370                       # Transaction distribution
-system.iobus.trans_dist::ReadResp             3545370                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               57732                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              57732                       # Transaction distribution
-system.iobus.trans_dist::MessageReq              1681                       # Transaction distribution
-system.iobus.trans_dist::MessageResp             1681                       # Transaction distribution
+system.cpu2.cc_regfile_reads                138624705                       # number of cc regfile reads
+system.cpu2.cc_regfile_writes               107019387                       # number of cc regfile writes
+system.cpu2.misc_regfile_reads               89775262                       # number of misc regfile reads
+system.cpu2.misc_regfile_writes                129105                       # number of misc regfile writes
+system.iobus.trans_dist::ReadReq              3544820                       # Transaction distribution
+system.iobus.trans_dist::ReadResp             3544820                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               57702                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              57702                       # Transaction distribution
+system.iobus.trans_dist::MessageReq              1686                       # Transaction distribution
+system.iobus.trans_dist::MessageResp             1686                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio           44                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio            6                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio        11180                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio        11088                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio         1364                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio           86                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio           54                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio           30                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio      7066646                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio      7065558                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio         1126                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio          170                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio            2                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        27898                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio        27910                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio           12                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio           12                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio           12                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio           10                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.pc.pci_host.pio         2308                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total      7110960                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        95244                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        95244                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         3362                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         3362                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                 7209566                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total      7109792                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        95252                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        95252                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         3372                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total         3372                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                 7208416                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio           22                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio            3                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         6738                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio         6686                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio          682                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio           43                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio           27                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio           15                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio      3533323                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio      3532779                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio         2252                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio           85                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio            1                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        13949                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio        13955                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio            6                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio            6                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio            6                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio            5                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.pc.pci_host.pio         4477                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total      3561640                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      3027760                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      3027760                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         6724                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         6724                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  6596124                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy              2248264                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.bridge.master::total      3561050                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      3027792                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      3027792                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave         6744                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total         6744                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  6595586                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy              2583988                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy                33000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy                36000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy              4543500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy              4499500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer4.occupancy               934000                       # Layer occupancy (ticks)
+system.iobus.reqLayer4.occupancy               934500                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer5.occupancy                26000                       # Layer occupancy (ticks)
+system.iobus.reqLayer5.occupancy                19000                       # Layer occupancy (ticks)
 system.iobus.reqLayer5.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer6.occupancy                14500                       # Layer occupancy (ticks)
+system.iobus.reqLayer6.occupancy                17500                       # Layer occupancy (ticks)
 system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer7.occupancy                21000                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy            199976500                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy            199160500                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer9.occupancy               364000                       # Layer occupancy (ticks)
+system.iobus.reqLayer9.occupancy               352000                       # Layer occupancy (ticks)
 system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer10.occupancy              124000                       # Layer occupancy (ticks)
+system.iobus.reqLayer10.occupancy               77500                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer12.occupancy                2000                       # Layer occupancy (ticks)
-system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer13.occupancy             9295000                       # Layer occupancy (ticks)
+system.iobus.reqLayer13.occupancy            13461500                       # Layer occupancy (ticks)
 system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer17.occupancy                6000                       # Layer occupancy (ticks)
-system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer18.occupancy           136645287                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer14.utilization               0.0                       # Layer utilization (%)
+system.iobus.reqLayer15.occupancy               11000                       # Layer occupancy (ticks)
+system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (%)
+system.iobus.reqLayer16.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
+system.iobus.reqLayer18.occupancy           119181081                       # Layer occupancy (ticks)
 system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer19.occupancy             1156000                       # Layer occupancy (ticks)
+system.iobus.reqLayer19.occupancy             1081000                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy           281326000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy           283709000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer1.occupancy            29430000                       # Layer occupancy (ticks)
+system.iobus.respLayer1.occupancy            25934000                       # Layer occupancy (ticks)
 system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer2.occupancy              922000                       # Layer occupancy (ticks)
+system.iobus.respLayer2.occupancy             1055000                       # Layer occupancy (ticks)
 system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                47567                       # number of replacements
-system.iocache.tags.tagsinuse                0.087469                       # Cycle average of tags in use
+system.iocache.tags.replacements                47571                       # number of replacements
+system.iocache.tags.tagsinuse                0.093993                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                47583                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                47587                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         5004689010009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::pc.south_bridge.ide     0.087469                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::pc.south_bridge.ide     0.005467                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.005467                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         5004596403009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::pc.south_bridge.ide     0.093993                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::pc.south_bridge.ide     0.005875                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.005875                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               428598                       # Number of tag accesses
-system.iocache.tags.data_accesses              428598                       # Number of data accesses
-system.iocache.ReadReq_misses::pc.south_bridge.ide          902                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              902                       # number of ReadReq misses
+system.iocache.tags.tag_accesses               428634                       # Number of tag accesses
+system.iocache.tags.data_accesses              428634                       # Number of data accesses
+system.iocache.ReadReq_misses::pc.south_bridge.ide          906                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              906                       # number of ReadReq misses
 system.iocache.WriteLineReq_misses::pc.south_bridge.ide        46720                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total        46720                       # number of WriteLineReq misses
-system.iocache.demand_misses::pc.south_bridge.ide        47622                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             47622                       # number of demand (read+write) misses
-system.iocache.overall_misses::pc.south_bridge.ide        47622                       # number of overall misses
-system.iocache.overall_misses::total            47622                       # number of overall misses
-system.iocache.ReadReq_miss_latency::pc.south_bridge.ide    126421308                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total    126421308                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   3306334979                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   3306334979                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::pc.south_bridge.ide   3432756287                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   3432756287                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::pc.south_bridge.ide   3432756287                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   3432756287                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::pc.south_bridge.ide          902                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            902                       # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::pc.south_bridge.ide        47626                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             47626                       # number of demand (read+write) misses
+system.iocache.overall_misses::pc.south_bridge.ide        47626                       # number of overall misses
+system.iocache.overall_misses::total            47626                       # number of overall misses
+system.iocache.ReadReq_miss_latency::pc.south_bridge.ide    120463801                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total    120463801                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2718328280                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   2718328280                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::pc.south_bridge.ide   2838792081                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   2838792081                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::pc.south_bridge.ide   2838792081                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   2838792081                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::pc.south_bridge.ide          906                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            906                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        46720                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        46720                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::pc.south_bridge.ide        47622                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           47622                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::pc.south_bridge.ide        47622                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          47622                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::pc.south_bridge.ide        47626                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           47626                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::pc.south_bridge.ide        47626                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          47626                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
 system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
@@ -1263,529 +1274,587 @@ system.iocache.demand_miss_rate::pc.south_bridge.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 140156.660754                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 140156.660754                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 70769.156229                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 70769.156229                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 72083.412855                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 72083.412855                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 72083.412855                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 72083.412855                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs           266                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 132962.252759                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 132962.252759                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 58183.396404                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 58183.396404                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 59605.931235                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 59605.931235                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 59605.931235                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 59605.931235                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs           354                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                   20                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs    13.300000                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs    12.642857                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           46667                       # number of writebacks
 system.iocache.writebacks::total                46667                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          739                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          739                       # number of ReadReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        26320                       # number of WriteLineReq MSHR misses
-system.iocache.WriteLineReq_mshr_misses::total        26320                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::pc.south_bridge.ide        27059                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        27059                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::pc.south_bridge.ide        27059                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        27059                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     89471308                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     89471308                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1989257405                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   1989257405                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   2078728713                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2078728713                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   2078728713                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2078728713                       # number of overall MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide     0.819290                       # mshr miss rate for ReadReq accesses
-system.iocache.ReadReq_mshr_miss_rate::total     0.819290                       # mshr miss rate for ReadReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide     0.563356                       # mshr miss rate for WriteLineReq accesses
-system.iocache.WriteLineReq_mshr_miss_rate::total     0.563356                       # mshr miss rate for WriteLineReq accesses
-system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide     0.568204                       # mshr miss rate for demand accesses
-system.iocache.demand_mshr_miss_rate::total     0.568204                       # mshr miss rate for demand accesses
-system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide     0.568204                       # mshr miss rate for overall accesses
-system.iocache.overall_mshr_miss_rate::total     0.568204                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 121070.782138                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 121070.782138                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 75579.688640                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75579.688640                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 76822.081858                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76822.081858                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 76822.081858                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76822.081858                       # average overall mshr miss latency
-system.l2c.tags.replacements                   102044                       # number of replacements
-system.l2c.tags.tagsinuse                64688.139772                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4947315                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   166296                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    29.750054                       # Average number of references to valid blocks.
+system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide          711                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        22880                       # number of WriteLineReq MSHR misses
+system.iocache.WriteLineReq_mshr_misses::total        22880                       # number of WriteLineReq MSHR misses
+system.iocache.demand_mshr_misses::pc.south_bridge.ide        23591                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        23591                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::pc.south_bridge.ide        23591                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        23591                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide     84913801                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     84913801                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1572541335                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   1572541335                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1657455136                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   1657455136                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1657455136                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   1657455136                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide     0.784768                       # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total     0.784768                       # mshr miss rate for ReadReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide     0.489726                       # mshr miss rate for WriteLineReq accesses
+system.iocache.WriteLineReq_mshr_miss_rate::total     0.489726                       # mshr miss rate for WriteLineReq accesses
+system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide     0.495339                       # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total     0.495339                       # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide     0.495339                       # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total     0.495339                       # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 119428.693390                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 119428.693390                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 68729.953453                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68729.953453                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70257.943114                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 70257.943114                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70257.943114                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 70257.943114                       # average overall mshr miss latency
+system.l2c.tags.replacements                   102742                       # number of replacements
+system.l2c.tags.tagsinuse                64807.232548                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4917874                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   166881                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    29.469346                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   50751.500379                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     0.134888                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     1938.182385                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     5577.575685                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      363.614942                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     1703.759135                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.dtb.walker    24.817109                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst      802.838382                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data     3525.716867                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.774406                       # Average percentage of cache occupancy
+system.l2c.tags.occ_blocks::writebacks   50676.768734                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.131121                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     1597.619840                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     5190.937172                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker     0.003338                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      233.485852                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     1577.800752                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.dtb.walker    27.152241                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.itb.walker     0.957955                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.inst     1336.692253                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu2.data     4165.683291                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.773266                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.itb.walker     0.000002                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.029574                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.085107                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.005548                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.025997                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000379                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.012250                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.053798                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.987063                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024        64252                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2776                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         7602                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        53531                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.980408                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 43883599                       # Number of tag accesses
-system.l2c.tags.data_accesses                43883599                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker        20977                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker        11744                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker         3358                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker         1300                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.dtb.walker       142732                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu2.itb.walker        18004                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                 198115                       # number of ReadReq hits
+system.l2c.tags.occ_percent::cpu0.inst       0.024378                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.079207                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.003563                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.024075                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.dtb.walker     0.000414                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.itb.walker     0.000015                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.inst       0.020396                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu2.data       0.063563                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.988880                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1024        64139                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1          571                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         3312                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         7441                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        52737                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1024     0.978683                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 43620877                       # Number of tag accesses
+system.l2c.tags.data_accesses                43620877                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker        21700                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker        11096                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker         4762                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker         2301                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.dtb.walker       121788                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu2.itb.walker        15231                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                 176878                       # number of ReadReq hits
 system.l2c.WriteReq_hits::cpu0.itb.walker            2                       # number of WriteReq hits
 system.l2c.WriteReq_hits::total                     2                       # number of WriteReq hits
-system.l2c.WritebackDirty_hits::writebacks      1556926                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total         1556926                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks       962606                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total          962606                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data             145                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data              47                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu2.data              88                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                 280                       # number of UpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            71404                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            36289                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu2.data            53236                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               160929                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        355369                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        154744                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst        439091                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total            949204                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       535670                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       229279                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data       564722                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total          1329671                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker         20977                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker         11746                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              355369                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              607074                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          3358                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          1300                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              154744                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              265568                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.dtb.walker        142732                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.itb.walker         18004                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst              439091                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data              617958                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2637921                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker        20977                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker        11746                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             355369                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             607074                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         3358                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         1300                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             154744                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             265568                       # number of overall hits
-system.l2c.overall_hits::cpu2.dtb.walker       142732                       # number of overall hits
-system.l2c.overall_hits::cpu2.itb.walker        18004                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst             439091                       # number of overall hits
-system.l2c.overall_hits::cpu2.data             617958                       # number of overall hits
-system.l2c.overall_hits::total                2637921                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.itb.walker            5                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu2.dtb.walker           53                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                   58                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data           712                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data           228                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data           393                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              1333                       # number of UpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          70339                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          24315                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data          32300                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             126954                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst         8126                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst         1320                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst         5463                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           14909                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data        16039                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         4604                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data        12954                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total          33597                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.itb.walker            5                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst              8126                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             86378                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              1320                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             28919                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.dtb.walker           53                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst              5463                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data             45254                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                175518                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.itb.walker            5                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst             8126                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            86378                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             1320                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            28919                       # number of overall misses
-system.l2c.overall_misses::cpu2.dtb.walker           53                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst             5463                       # number of overall misses
-system.l2c.overall_misses::cpu2.data            45254                       # number of overall misses
-system.l2c.overall_misses::total               175518                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu2.dtb.walker      7207500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total        7207500                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data     10137000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu2.data     14515000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     24652000                       # number of UpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   3078605000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data   4170166500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total   7248771500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    172061500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst    736013000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total    908074500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    603745500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data   1745744000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total   2349489500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    172061500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   3682350500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.dtb.walker      7207500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst    736013000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data   5915910500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     10513543000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    172061500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   3682350500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.dtb.walker      7207500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst    736013000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data   5915910500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    10513543000                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker        20977                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker        11749                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker         3358                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker         1300                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.dtb.walker       142785                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu2.itb.walker        18004                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total             198173                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_hits::writebacks      1557863                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total         1557863                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks       955842                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total          955842                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data             146                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data              66                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu2.data              62                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                 274                       # number of UpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            74219                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            34448                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu2.data            53501                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               162168                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        360664                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        162659                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu2.inst        419122                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total            942445                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       526913                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       240478                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu2.data       560799                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total          1328190                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker         21700                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker         11098                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              360664                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              601132                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          4762                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          2301                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              162659                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              274926                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.dtb.walker        121788                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.itb.walker         15231                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.inst              419122                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu2.data              614300                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2609683                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker        21700                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker        11098                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             360664                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             601132                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         4762                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         2301                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             162659                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             274926                       # number of overall hits
+system.l2c.overall_hits::cpu2.dtb.walker       121788                       # number of overall hits
+system.l2c.overall_hits::cpu2.itb.walker        15231                       # number of overall hits
+system.l2c.overall_hits::cpu2.inst             419122                       # number of overall hits
+system.l2c.overall_hits::cpu2.data             614300                       # number of overall hits
+system.l2c.overall_hits::total                2609683                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.itb.walker            4                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.dtb.walker           62                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu2.itb.walker            1                       # number of ReadReq misses
+system.l2c.ReadReq_misses::total                   68                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data           768                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data           293                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu2.data           283                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              1344                       # number of UpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          71542                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          27814                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu2.data          28615                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             127971                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst         7741                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         1957                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu2.inst         5043                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           14741                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data        19172                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         4841                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu2.data         9660                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total          33673                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.itb.walker            4                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst              7741                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             90714                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              1957                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             32655                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.dtb.walker           62                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.itb.walker            1                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.inst              5043                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu2.data             38275                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                176453                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.itb.walker            4                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst             7741                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            90714                       # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker            1                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             1957                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            32655                       # number of overall misses
+system.l2c.overall_misses::cpu2.dtb.walker           62                       # number of overall misses
+system.l2c.overall_misses::cpu2.itb.walker            1                       # number of overall misses
+system.l2c.overall_misses::cpu2.inst             5043                       # number of overall misses
+system.l2c.overall_misses::cpu2.data            38275                       # number of overall misses
+system.l2c.overall_misses::total               176453                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker        83500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.dtb.walker      5420500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu2.itb.walker        83500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total        5587500                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data      4987500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu2.data      4499000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total      9486500                       # number of UpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   2114236500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu2.data   2284326500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   4398563000                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    159298500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu2.inst    429808000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total    589106500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data    409237000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu2.data    815088000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total   1224325000                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    159298500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   2523473500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.dtb.walker      5420500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.inst    429808000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu2.data   3099414500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total      6217582000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    159298500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   2523473500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.dtb.walker      5420500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.inst    429808000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu2.data   3099414500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total     6217582000                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker        21700                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker        11100                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker         4762                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker         2302                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.dtb.walker       121850                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu2.itb.walker        15232                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total             176946                       # number of ReadReq accesses(hits+misses)
 system.l2c.WriteReq_accesses::cpu0.itb.walker            2                       # number of WriteReq accesses(hits+misses)
 system.l2c.WriteReq_accesses::total                 2                       # number of WriteReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks      1556926                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total      1556926                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks       962606                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total       962606                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data          857                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data          275                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data          481                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            1613                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       141743                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        60604                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data        85536                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           287883                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       363495                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       156064                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst       444554                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total        964113                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       551709                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       233883                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data       577676                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      1363268                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker        20977                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker        11751                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          363495                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          693452                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         3358                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         1300                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          156064                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          294487                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.dtb.walker       142785                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.itb.walker        18004                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst          444554                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data          663212                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2813439                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker        20977                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker        11751                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         363495                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         693452                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         3358                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         1300                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         156064                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         294487                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.dtb.walker       142785                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.itb.walker        18004                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst         444554                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data         663212                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2813439                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000426                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.000371                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.000293                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.830805                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.829091                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data     0.817048                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.826410                       # miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.496243                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.401211                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data     0.377619                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.440992                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.022355                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.008458                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.012289                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.015464                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.029071                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.019685                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.022424                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.024644                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.000425                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.022355                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.124562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.008458                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.098201                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.dtb.walker     0.000371                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.012289                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.068235                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.062386                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.000425                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.022355                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.124562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.008458                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.098201                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.dtb.walker     0.000371                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.012289                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.068235                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.062386                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 135990.566038                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total 124267.241379                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 44460.526316                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 36933.842239                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total 18493.623406                       # average UpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 126613.407362                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 129107.321981                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 57097.621973                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 130349.621212                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 134726.889987                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 60907.807365                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 131134.991312                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 134764.860275                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 69931.526624                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 130349.621212                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 127333.258411                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 135990.566038                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 134726.889987                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 130726.797631                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 59900.084322                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 130349.621212                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 127333.258411                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 135990.566038                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 134726.889987                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 130726.797631                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 59900.084322                       # average overall miss latency
+system.l2c.WritebackDirty_accesses::writebacks      1557863                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total      1557863                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks       955842                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total       955842                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data          914                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data          359                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu2.data          345                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            1618                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       145761                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        62262                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu2.data        82116                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           290139                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       368405                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       164616                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu2.inst       424165                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total        957186                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       546085                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       245319                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu2.data       570459                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      1361863                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker        21700                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker        11102                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          368405                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          691846                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         4762                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         2302                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          164616                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          307581                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.dtb.walker       121850                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.itb.walker        15232                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.inst          424165                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu2.data          652575                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2786136                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker        21700                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker        11102                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         368405                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         691846                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         4762                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         2302                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         164616                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         307581                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.dtb.walker       121850                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.itb.walker        15232                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.inst         424165                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu2.data         652575                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2786136                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000360                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.000434                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.dtb.walker     0.000509                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu2.itb.walker     0.000066                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.000384                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.840263                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.816156                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu2.data     0.820290                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.830655                       # miss rate for UpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.490817                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.446725                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu2.data     0.348470                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.441068                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.021012                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.011888                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.011889                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.015400                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.035108                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.019733                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.016934                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.024726                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.000360                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.021012                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.131119                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.000434                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.011888                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.106167                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.dtb.walker     0.000509                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.itb.walker     0.000066                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.inst       0.011889                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu2.data       0.058652                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.063333                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.000360                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.021012                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.131119                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.000434                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.011888                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.106167                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.dtb.walker     0.000509                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.itb.walker     0.000066                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.inst      0.011889                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu2.data      0.058652                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.063333                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker        83500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 87427.419355                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker        83500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 82169.117647                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 17022.184300                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 15897.526502                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  7058.407738                       # average UpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 76013.392536                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu2.data 79829.687227                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 34371.560744                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 81399.335718                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 85228.633750                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 39963.808425                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 84535.633134                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 84377.639752                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 36359.249250                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 81399.335718                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 77276.787628                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 87427.419355                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.inst 85228.633750                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu2.data 80977.517962                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 35236.476569                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 81399.335718                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 77276.787628                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 87427.419355                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.inst 85228.633750                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu2.data 80977.517962                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 35236.476569                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               93953                       # number of writebacks
-system.l2c.writebacks::total                    93953                       # number of writebacks
-system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            2                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
-system.l2c.demand_mshr_hits::cpu2.inst              2                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                  2                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu2.inst             2                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                 2                       # number of overall MSHR hits
-system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker           53                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total              53                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data          228                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu2.data          393                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total          621                       # number of UpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        24315                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data        32300                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         56615                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1320                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         5461                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total         6781                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data         4604                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data        12954                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total        17558                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         1320                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        28919                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.dtb.walker           53                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst         5461                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data        45254                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total            81007                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         1320                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        28919                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.dtb.walker           53                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst         5461                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data        45254                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total           81007                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data       175893                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu2.data       193266                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total       369159                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2325                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu2.data         3182                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total         5507                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data       178218                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu2.data       196448                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total       374666                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker      6677500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total      6677500                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     15499000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data     26740500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total     42239500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   2835455000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   3847166500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   6682621500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    158861500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    681285005                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total    840146505                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    557705500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data   1640870507                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total   2198576007                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    158861500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   3393160500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker      6677500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst    681285005                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data   5488037007                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total   9728021512                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    158861500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   3393160500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker      6677500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst    681285005                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data   5488037007                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total   9728021512                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data  28378124000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data  30493776000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total  58871900000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data  28378124000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu2.data  30493776000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total  58871900000                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.000371                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.829091                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.817048                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.384997                       # mshr miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.401211                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.377619                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.196660                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.008458                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.012284                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.007033                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.019685                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.022424                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.012879                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.008458                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.098201                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.000371                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.012284                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.068235                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.028793                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.008458                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.098201                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.000371                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.012284                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.068235                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.028793                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 125990.566038                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total 125990.566038                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 67978.070175                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 68041.984733                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68018.518519                       # average UpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 116613.407362                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 119107.321981                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 118036.235980                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 120349.621212                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 124754.624611                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 123897.139802                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 121134.991312                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 126669.021692                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 125217.906766                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 120349.621212                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 117333.258411                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 125990.566038                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 124754.624611                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 121271.865625                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 120088.652981                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 120349.621212                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 117333.258411                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 125990.566038                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 124754.624611                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 121271.865625                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 120088.652981                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 161337.426731                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 157781.379032                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 159475.727261                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 159232.647656                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 155225.688223                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 157131.685288                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq             5063720                       # Transaction distribution
-system.membus.trans_dist::ReadResp            5112994                       # Transaction distribution
-system.membus.trans_dist::WriteReq              13943                       # Transaction distribution
-system.membus.trans_dist::WriteResp             13943                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       140620                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             8953                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq             1610                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp             846                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            126677                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           126677                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         49464                       # Transaction distribution
-system.membus.trans_dist::MessageReq             1681                       # Transaction distribution
-system.membus.trans_dist::MessageResp            1681                       # Transaction distribution
-system.membus.trans_dist::BadAddressError          190                       # Transaction distribution
+system.l2c.writebacks::writebacks               94739                       # number of writebacks
+system.l2c.writebacks::total                    94739                       # number of writebacks
+system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            1                       # number of ReadCleanReq MSHR hits
+system.l2c.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
+system.l2c.demand_mshr_hits::cpu2.inst              1                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu2.inst             1                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                 1                       # number of overall MSHR hits
+system.l2c.ReadReq_mshr_misses::cpu1.itb.walker            1                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker           62                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu2.itb.walker            1                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total              64                       # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data          293                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu2.data          283                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total          576                       # number of UpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        27814                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu2.data        28615                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         56429                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         1957                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu2.inst         5042                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total         6999                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data         4841                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu2.data         9660                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total        14501                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         1957                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        32655                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.dtb.walker           62                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.inst         5042                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu2.data        38275                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total            77993                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker            1                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         1957                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        32655                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.dtb.walker           62                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.itb.walker            1                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.inst         5042                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu2.data        38275                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total           77993                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data       175968                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu2.data       193387                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total       369355                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2768                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu2.data         4032                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total         6800                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data       178736                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu2.data       197419                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total       376155                       # number of overall MSHR uncacheable misses
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker        73500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker      4800500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker        73500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total      4947500                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data      6159500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data      5718500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     11878000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   1836096500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu2.data   1998176500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   3834273000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    139728500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst    379329000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total    519057500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    360827000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data    746886000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total   1107713000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    139728500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data   2196923500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker      4800500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.inst    379329000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu2.data   2745062500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total   5465991000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    139728500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data   2196923500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker      4800500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.inst    379329000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu2.data   2745062500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total   5465991000                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data  28515609500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data  30818304000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total  59333913500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data  28515609500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu2.data  30818304000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total  59333913500                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.000434                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker     0.000509                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker     0.000066                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.816156                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data     0.820290                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.355995                       # mshr miss rate for UpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.446725                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu2.data     0.348470                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.194490                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011888                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.011887                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.007312                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.019733                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.016934                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.010648                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.000434                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.011888                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.106167                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker     0.000509                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.itb.walker     0.000066                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.inst     0.011887                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu2.data     0.058652                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.027993                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.000434                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.011888                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.106167                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker     0.000509                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.itb.walker     0.000066                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.inst     0.011887                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu2.data     0.058652                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.027993                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 77427.419355                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 77304.687500                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 21022.184300                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20206.713781                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 20621.527778                       # average UpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 66013.392536                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 69829.687227                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 67948.625707                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 71399.335718                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 75233.835779                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 74161.665952                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74535.633134                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 77317.391304                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 76388.731812                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 71399.335718                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 67276.787628                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 77427.419355                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 75233.835779                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu2.data 71719.464402                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 70083.097201                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 71399.335718                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 67276.787628                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 77427.419355                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 75233.835779                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu2.data 71719.464402                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 70083.097201                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 162049.972154                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 159360.784334                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 160641.966401                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 159540.380785                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data 156106.068818                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 157737.936489                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        375707                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       160970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests         1170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq             5049003                       # Transaction distribution
+system.membus.trans_dist::ReadResp            5098173                       # Transaction distribution
+system.membus.trans_dist::WriteReq              13918                       # Transaction distribution
+system.membus.trans_dist::WriteResp             13918                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       141406                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             8879                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq             1627                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp             897                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            127688                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           127688                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         49387                       # Transaction distribution
+system.membus.trans_dist::MessageReq             1686                       # Transaction distribution
+system.membus.trans_dist::MessageResp            1686                       # Transaction distribution
+system.membus.trans_dist::BadAddressError          217                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         46720                       # Transaction distribution
-system.membus.trans_dist::InvalidateResp        20400                       # Transaction distribution
-system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave         3362                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.apicbridge.master::total         3362                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave      7110960                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio      3044366                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       454255                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio          380                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total     10609961                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       116195                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total       116195                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total               10729518                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave         6724                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.apicbridge.master::total         6724                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave      3561640                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio      6088729                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17196864                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     26847233                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      3025472                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      3025472                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                29879429                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              601                       # Total snoops (count)
-system.membus.snoop_fanout::samples           5453391                       # Request fanout histogram
-system.membus.snoop_fanout::mean             1.000308                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.017554                       # Request fanout histogram
+system.membus.trans_dist::InvalidateResp        23840                       # Transaction distribution
+system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave         3372                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.apicbridge.master::total         3372                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave      7109792                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio      3016050                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       456814                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.membus.badaddr_responder.pio          434                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total     10583090                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       119675                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total       119675                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total               10706137                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave         6744                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.apicbridge.master::total         6744                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave      3561050                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio      6032097                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17304384                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     26897531                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      3027520                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      3027520                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                29931795                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                              596                       # Total snoops (count)
+system.membus.snoop_fanout::samples           5365465                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.001972                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.044366                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 5451710     99.97%     99.97% # Request fanout histogram
-system.membus.snoop_fanout::2                    1681      0.03%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 5354883     99.80%     99.80% # Request fanout histogram
+system.membus.snoop_fanout::1                   10582      0.20%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               2                       # Request fanout histogram
-system.membus.snoop_fanout::total             5453391                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           216495500                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
+system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::total             5365465                       # Request fanout histogram
+system.membus.reqLayer0.occupancy           219694000                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy           286493500                       # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy           286587500                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             2249736                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             2585012                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer3.occupancy           499824904                       # Layer occupancy (ticks)
+system.membus.reqLayer3.occupancy           464604174                       # Layer occupancy (ticks)
 system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer4.occupancy              233000                       # Layer occupancy (ticks)
+system.membus.reqLayer4.occupancy              267500                       # Layer occupancy (ticks)
 system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer0.occupancy            1327736                       # Layer occupancy (ticks)
+system.membus.respLayer0.occupancy            1530012                       # Layer occupancy (ticks)
 system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         1171418252                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         1157102500                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer4.occupancy            3779540                       # Layer occupancy (ticks)
+system.membus.respLayer4.occupancy            3622087                       # Layer occupancy (ticks)
 system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
 system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
 system.pc.south_bridge.ide.disks0.dma_read_bytes        34816                       # Number of bytes transfered via DMA reads (not PRD).
-system.pc.south_bridge.ide.disks0.dma_read_txs           32                       # Number of DMA read transactions (not PRD).
+system.pc.south_bridge.ide.disks0.dma_read_txs           31                       # Number of DMA read transactions (not PRD).
 system.pc.south_bridge.ide.disks0.dma_write_full_pages          693                       # Number of full page size DMA writes.
 system.pc.south_bridge.ide.disks0.dma_write_bytes      2985984                       # Number of bytes transfered via DMA writes.
 system.pc.south_bridge.ide.disks0.dma_write_txs          812                       # Number of DMA write transactions.
@@ -1795,61 +1864,60 @@ system.pc.south_bridge.ide.disks1.dma_read_txs            0
 system.pc.south_bridge.ide.disks1.dma_write_full_pages            1                       # Number of full page size DMA writes.
 system.pc.south_bridge.ide.disks1.dma_write_bytes         4096                       # Number of bytes transfered via DMA writes.
 system.pc.south_bridge.ide.disks1.dma_write_txs            1                       # Number of DMA write transactions.
-system.toL2Bus.snoop_filter.tot_requests      5271274                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2656110                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           1097                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         1097                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5251700                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2642649                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests         1467                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops            797                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          797                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq            5290849                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           7618295                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             13945                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            13945                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty      1632371                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean       963636                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict           98691                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq            1613                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp           1613                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           287883                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          287883                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq        964168                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      1364007                       # Transaction distribution
-system.toL2Bus.trans_dist::MessageReq             922                       # Transaction distribution
-system.toL2Bus.trans_dist::BadAddressError          190                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        26320                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2891930                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     15111487                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side        71145                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side       360729                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total              18435291                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    123376768                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    214967937                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side       268760                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side      1369184                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              339982649                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          221710                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          9176706                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.004700                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.068396                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq            5252356                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           7571420                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             13920                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            13920                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty      1604861                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean       956706                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict           97687                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq            1618                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp           1618                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           290139                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          290139                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq        957232                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      1362205                       # Transaction distribution
+system.toL2Bus.trans_dist::BadAddressError          217                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4436                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2871137                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side     15084519                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side        67785                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side       321441                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total              18344882                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    122489920                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    215022523                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side       256088                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side      1230880                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              338999411                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          130547                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          9049191                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.003896                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.062298                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                9133575     99.53%     99.53% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                  43131      0.47%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                9013933     99.61%     99.61% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                  35258      0.39%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            9176706                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         3345415999                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            9049191                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         3319937995                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           351896                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           330397                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy         901439087                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy         883646129                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        1808797701                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        1813359528                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy          23276465                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy          21309973                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy         164740668                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy         140489176                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
index e3be24d87..e69de29bb 100644
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
@@ -1,251 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  2.233778                       # Number of seconds simulated
-sim_ticks                                  4467555024                       # Number of ticks simulated
-final_tick                                 4467555024                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                   2000000000                       # Frequency of simulated ticks
-host_inst_rate                                1658224                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1658876                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                3324623                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 518260                       # Number of bytes of host memory used
-host_seconds                                  1343.78                       # Real time elapsed on the host
-sim_insts                                  2228284650                       # Number of instructions simulated
-sim_ops                                    2229160714                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                             2                       # Clock period in ticks
-system.hypervisor_desc.bytes_read::cpu.data        16792                       # Number of bytes read from this memory
-system.hypervisor_desc.bytes_read::total        16792                       # Number of bytes read from this memory
-system.hypervisor_desc.num_reads::cpu.data         9024                       # Number of read requests responded to by this memory
-system.hypervisor_desc.num_reads::total          9024                       # Number of read requests responded to by this memory
-system.hypervisor_desc.bw_read::cpu.data         7517                       # Total read bandwidth from this memory (bytes/s)
-system.hypervisor_desc.bw_read::total            7517                       # Total read bandwidth from this memory (bytes/s)
-system.hypervisor_desc.bw_total::cpu.data         7517                       # Total bandwidth to/from this memory (bytes/s)
-system.hypervisor_desc.bw_total::total           7517                       # Total bandwidth to/from this memory (bytes/s)
-system.nvram.bytes_read::cpu.data                 284                       # Number of bytes read from this memory
-system.nvram.bytes_read::total                    284                       # Number of bytes read from this memory
-system.nvram.bytes_written::cpu.data               92                       # Number of bytes written to this memory
-system.nvram.bytes_written::total                  92                       # Number of bytes written to this memory
-system.nvram.num_reads::cpu.data                  284                       # Number of read requests responded to by this memory
-system.nvram.num_reads::total                     284                       # Number of read requests responded to by this memory
-system.nvram.num_writes::cpu.data                  92                       # Number of write requests responded to by this memory
-system.nvram.num_writes::total                     92                       # Number of write requests responded to by this memory
-system.nvram.bw_read::cpu.data                    127                       # Total read bandwidth from this memory (bytes/s)
-system.nvram.bw_read::total                       127                       # Total read bandwidth from this memory (bytes/s)
-system.nvram.bw_write::cpu.data                    41                       # Write bandwidth from this memory (bytes/s)
-system.nvram.bw_write::total                       41                       # Write bandwidth from this memory (bytes/s)
-system.nvram.bw_total::cpu.data                   168                       # Total bandwidth to/from this memory (bytes/s)
-system.nvram.bw_total::total                      168                       # Total bandwidth to/from this memory (bytes/s)
-system.partition_desc.bytes_read::cpu.data         4846                       # Number of bytes read from this memory
-system.partition_desc.bytes_read::total          4846                       # Number of bytes read from this memory
-system.partition_desc.num_reads::cpu.data          608                       # Number of read requests responded to by this memory
-system.partition_desc.num_reads::total            608                       # Number of read requests responded to by this memory
-system.partition_desc.bw_read::cpu.data          2169                       # Total read bandwidth from this memory (bytes/s)
-system.partition_desc.bw_read::total             2169                       # Total read bandwidth from this memory (bytes/s)
-system.partition_desc.bw_total::cpu.data         2169                       # Total bandwidth to/from this memory (bytes/s)
-system.partition_desc.bw_total::total            2169                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem0.bytes_read::cpu.inst        612291324                       # Number of bytes read from this memory
-system.physmem0.bytes_read::cpu.data         97534024                       # Number of bytes read from this memory
-system.physmem0.bytes_read::total           709825348                       # Number of bytes read from this memory
-system.physmem0.bytes_inst_read::cpu.inst    612291324                       # Number of instructions bytes read from this memory
-system.physmem0.bytes_inst_read::total      612291324                       # Number of instructions bytes read from this memory
-system.physmem0.bytes_written::cpu.data      15400223                       # Number of bytes written to this memory
-system.physmem0.bytes_written::total         15400223                       # Number of bytes written to this memory
-system.physmem0.num_reads::cpu.inst         153072831                       # Number of read requests responded to by this memory
-system.physmem0.num_reads::cpu.data          12152054                       # Number of read requests responded to by this memory
-system.physmem0.num_reads::total            165224885                       # Number of read requests responded to by this memory
-system.physmem0.num_writes::cpu.data          1927067                       # Number of write requests responded to by this memory
-system.physmem0.num_writes::total             1927067                       # Number of write requests responded to by this memory
-system.physmem0.num_other::cpu.data                14                       # Number of other requests responded to by this memory
-system.physmem0.num_other::total                   14                       # Number of other requests responded to by this memory
-system.physmem0.bw_read::cpu.inst           274105779                       # Total read bandwidth from this memory (bytes/s)
-system.physmem0.bw_read::cpu.data            43663267                       # Total read bandwidth from this memory (bytes/s)
-system.physmem0.bw_read::total              317769046                       # Total read bandwidth from this memory (bytes/s)
-system.physmem0.bw_inst_read::cpu.inst      274105779                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem0.bw_inst_read::total         274105779                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem0.bw_write::cpu.data            6894251                       # Write bandwidth from this memory (bytes/s)
-system.physmem0.bw_write::total               6894251                       # Write bandwidth from this memory (bytes/s)
-system.physmem0.bw_total::cpu.inst          274105779                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem0.bw_total::cpu.data           50557518                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem0.bw_total::total             324663297                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem1.bytes_read::cpu.inst       8318106840                       # Number of bytes read from this memory
-system.physmem1.bytes_read::cpu.data       1495885127                       # Number of bytes read from this memory
-system.physmem1.bytes_read::total          9813991967                       # Number of bytes read from this memory
-system.physmem1.bytes_inst_read::cpu.inst   8318106840                       # Number of instructions bytes read from this memory
-system.physmem1.bytes_inst_read::total     8318106840                       # Number of instructions bytes read from this memory
-system.physmem1.bytes_written::cpu.data     897268422                       # Number of bytes written to this memory
-system.physmem1.bytes_written::total        897268422                       # Number of bytes written to this memory
-system.physmem1.num_reads::cpu.inst        2079526710                       # Number of read requests responded to by this memory
-system.physmem1.num_reads::cpu.data         323962420                       # Number of read requests responded to by this memory
-system.physmem1.num_reads::total           2403489130                       # Number of read requests responded to by this memory
-system.physmem1.num_writes::cpu.data        187387796                       # Number of write requests responded to by this memory
-system.physmem1.num_writes::total           187387796                       # Number of write requests responded to by this memory
-system.physmem1.num_other::cpu.data           5403067                       # Number of other requests responded to by this memory
-system.physmem1.num_other::total              5403067                       # Number of other requests responded to by this memory
-system.physmem1.bw_read::cpu.inst          3723784842                       # Total read bandwidth from this memory (bytes/s)
-system.physmem1.bw_read::cpu.data           669666123                       # Total read bandwidth from this memory (bytes/s)
-system.physmem1.bw_read::total             4393450966                       # Total read bandwidth from this memory (bytes/s)
-system.physmem1.bw_inst_read::cpu.inst     3723784842                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem1.bw_inst_read::total        3723784842                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem1.bw_write::cpu.data          401682091                       # Write bandwidth from this memory (bytes/s)
-system.physmem1.bw_write::total             401682091                       # Write bandwidth from this memory (bytes/s)
-system.physmem1.bw_total::cpu.inst         3723784842                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem1.bw_total::cpu.data         1071348214                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem1.bw_total::total            4795133057                       # Total bandwidth to/from this memory (bytes/s)
-system.rom.bytes_read::cpu.inst                432296                       # Number of bytes read from this memory
-system.rom.bytes_read::cpu.data                696392                       # Number of bytes read from this memory
-system.rom.bytes_read::total                  1128688                       # Number of bytes read from this memory
-system.rom.bytes_inst_read::cpu.inst           432296                       # Number of instructions bytes read from this memory
-system.rom.bytes_inst_read::total              432296                       # Number of instructions bytes read from this memory
-system.rom.num_reads::cpu.inst                 108074                       # Number of read requests responded to by this memory
-system.rom.num_reads::cpu.data                  87049                       # Number of read requests responded to by this memory
-system.rom.num_reads::total                    195123                       # Number of read requests responded to by this memory
-system.rom.bw_read::cpu.inst                   193527                       # Total read bandwidth from this memory (bytes/s)
-system.rom.bw_read::cpu.data                   311755                       # Total read bandwidth from this memory (bytes/s)
-system.rom.bw_read::total                      505282                       # Total read bandwidth from this memory (bytes/s)
-system.rom.bw_inst_read::cpu.inst              193527                       # Instruction read bandwidth from this memory (bytes/s)
-system.rom.bw_inst_read::total                 193527                       # Instruction read bandwidth from this memory (bytes/s)
-system.rom.bw_total::cpu.inst                  193527                       # Total bandwidth to/from this memory (bytes/s)
-system.rom.bw_total::cpu.data                  311755                       # Total bandwidth to/from this memory (bytes/s)
-system.rom.bw_total::total                     505282                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                         2                       # Clock period in ticks
-system.cpu.numCycles                       2233777513                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
-system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
-system.cpu.committedInsts                  2228284650                       # Number of instructions committed
-system.cpu.committedOps                    2229160714                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1839325658                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               14608322                       # Number of float alu accesses
-system.cpu.num_func_calls                    44037246                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    316367761                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1839325658                       # number of integer instructions
-system.cpu.num_fp_insts                      14608322                       # number of float instructions
-system.cpu.num_int_register_reads          4305540407                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         2100562807                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             35401841                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            22917558                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     547951940                       # number of memory refs
-system.cpu.num_load_insts                   349807670                       # Number of load instructions
-system.cpu.num_store_insts                  198144270                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 2233777513                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         441057355                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              49673656      2.22%      2.22% # Class of executed instruction
-system.cpu.op_class::IntAlu                1619015933     72.49%     74.71% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     74.71% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     74.71% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 8419779      0.38%     75.09% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.09% # Class of executed instruction
-system.cpu.op_class::MemRead                356274529     15.95%     91.04% # Class of executed instruction
-system.cpu.op_class::MemWrite               200199782      8.96%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 2233583679                       # Class of executed instruction
-system.iobus.trans_dist::ReadReq              4348554                       # Transaction distribution
-system.iobus.trans_dist::ReadResp             4348554                       # Transaction distribution
-system.iobus.trans_dist::WriteReq                7569                       # Transaction distribution
-system.iobus.trans_dist::WriteResp               7569                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_membnks.pio           40                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2_1.pio           16                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2_2.pio           12                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2_3.pio           12                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2_4.pio           12                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2esr_1.pio            4                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2esr_2.pio            4                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2esr_3.pio            4                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_l2esr_4.pio            4                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.fake_jbi.pio            2                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.puart0.pio        29218                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.t1000.hvuart.pio           36                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.disk0.pio      8682882                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total      8712246                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_membnks.pio          160                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2_1.pio           64                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2_2.pio           48                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2_3.pio           48                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2_4.pio           48                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2esr_1.pio           16                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2esr_2.pio           16                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2esr_3.pio           16                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_l2esr_4.pio           16                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.fake_jbi.pio            8                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.puart0.pio        14609                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.t1000.hvuart.pio           18                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.disk0.pio     34731524                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total     34746591                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.trans_dist::ReadReq          2573267624                       # Transaction distribution
-system.membus.trans_dist::ReadResp         2573267624                       # Transaction distribution
-system.membus.trans_dist::WriteReq          189322556                       # Transaction distribution
-system.membus.trans_dist::WriteResp         189322556                       # Transaction distribution
-system.membus.trans_dist::SwapReq             5403081                       # Transaction distribution
-system.membus.trans_dist::SwapResp            5403081                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.rom.port       216148                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::system.physmem0.port    306145662                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::system.physmem1.port   4159053420                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::total   4465415230                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.t1000.iob.pio           64                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.t1000.htod.pio           32                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.bridge.slave      8712246                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.rom.port       174098                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.nvram.port          752                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.hypervisor_desc.port        18048                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.partition_desc.port         1216                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem0.port     28158270                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem1.port   1033506566                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::total   1070571292                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             5535986522                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.rom.port       432296                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem0.port    612291324                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem1.port   8318106840                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::total   8930830460                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.t1000.iob.pio          256                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.t1000.htod.pio          128                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.bridge.slave     34746591                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.rom.port       696392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.nvram.port          376                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.hypervisor_desc.port        16792                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.partition_desc.port         4846                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem0.port    112934471                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem1.port   2454584131                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::total   2602983983                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total             11533814443                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        2767993261                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.806616                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.394951                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               535285646     19.34%     19.34% # Request fanout histogram
-system.membus.snoop_fanout::1              2232707615     80.66%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          2767993261                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt
index 5afa63b46..e69de29bb 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/minor-timing/stats.txt
@@ -1,879 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.061235                       # Number of seconds simulated
-sim_ticks                                 61234797500                       # Number of ticks simulated
-final_tick                                61234797500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 283902                       # Simulator instruction rate (inst/s)
-host_op_rate                                   285316                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              191877896                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 404856                       # Number of bytes of host memory used
-host_seconds                                   319.13                       # Real time elapsed on the host
-sim_insts                                    90602850                       # Number of instructions simulated
-sim_ops                                      91054081                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             49472                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            947200                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               996672                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        49472                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           49472                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                773                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              14800                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 15573                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               807907                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             15468329                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                16276236                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          807907                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             807907                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              807907                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            15468329                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               16276236                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         15573                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                       15573                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   996672                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    996672                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 993                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 890                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 949                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                1027                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                1050                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                1113                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                1087                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                1088                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                1024                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 962                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                938                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                899                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                904                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                867                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                876                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                906                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     61234703000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   15573                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     15454                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       109                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        10                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1535                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      648.213681                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     443.714701                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     401.012846                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            241     15.70%     15.70% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          186     12.12%     27.82% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           88      5.73%     33.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           73      4.76%     38.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           71      4.63%     42.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           84      5.47%     48.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           36      2.35%     50.75% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           51      3.32%     54.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          705     45.93%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1535                       # Bytes accessed per row activation
-system.physmem.totQLat                       72594750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 364588500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     77865000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        4661.58                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  23411.58                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          16.28                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       16.28                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.13                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.13                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      14028                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   90.08                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      3932107.04                       # Average gap between requests
-system.physmem.pageHitRate                      90.08                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    6282360                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    3427875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  63679200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             3999315840                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             2519893620                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            34528365000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              41120963895                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              671.567381                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    57430990750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      2044640000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      1755713000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    5314680                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2899875                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  57462600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             3999315840                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             2548962765                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            34502857500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              41116813260                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              671.499745                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    57389143250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      2044640000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1797845750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                20750031                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          17060378                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            756798                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              8954908                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 8830467                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             98.610360                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                   61988                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           26205                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              24795                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             1410                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          665                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  442                       # Number of system calls
-system.cpu.numCycles                        122469595                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    90602850                       # Number of instructions committed
-system.cpu.committedOps                      91054081                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2175024                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.351719                       # CPI: cycles per instruction
-system.cpu.ipc                               0.739799                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                63822829     70.09%     70.09% # Class of committed instruction
-system.cpu.op_class_0::IntMult                  10474      0.01%     70.10% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 6      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc               15      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             2      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     70.10% # Class of committed instruction
-system.cpu.op_class_0::MemRead               22475911     24.68%     94.79% # Class of committed instruction
-system.cpu.op_class_0::MemWrite               4744844      5.21%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 91054081                       # Class of committed instruction
-system.cpu.tickCycles                       109245506                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        13224089                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements            946097                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3616.804007                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26262686                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            950193                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             27.639317                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       20511782500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3616.804007                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.883009                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.883009                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          260                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         2253                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         1583                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          55454003                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         55454003                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     21593712                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        21593712                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      4660692                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        4660692                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          508                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           508                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         3887                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         3887                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         3887                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      26254404                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26254404                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26254912                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26254912                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       914926                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        914926                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        74289                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        74289                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            4                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       989215                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         989215                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       989219                       # number of overall misses
-system.cpu.dcache.overall_misses::total        989219                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  11919140000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  11919140000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   2539899500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   2539899500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  14459039500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  14459039500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  14459039500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  14459039500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22508638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22508638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          512                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          512                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     27243619                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     27243619                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     27244131                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     27244131                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040648                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.040648                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.015689                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.015689                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.007812                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.007812                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.036310                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.036310                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.036309                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.036309                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13027.436099                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 13027.436099                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34189.442582                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 34189.442582                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 14616.680398                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 14616.680398                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 14616.621294                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 14616.621294                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       943278                       # number of writebacks
-system.cpu.dcache.writebacks::total            943278                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11500                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        11500                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        27525                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        27525                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        39025                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        39025                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        39025                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        39025                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       903426                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       903426                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        46764                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        46764                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       950190                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       950190                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       950193                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       950193                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10865506000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  10865506000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1480423500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   1480423500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       156500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       156500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12345929500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  12345929500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12346086000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  12346086000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040137                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040137                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009876                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009876                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.005859                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005859                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034878                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.034878                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034877                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.034877                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12027.001658                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12027.001658                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31657.332564                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31657.332564                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 52166.666667                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52166.666667                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12993.116640                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 12993.116640                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12993.240321                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 12993.240321                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 5                       # number of replacements
-system.cpu.icache.tags.tagsinuse           689.102041                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            27766889                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               801                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          34665.279650                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   689.102041                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.336476                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.336476                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          740                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.388672                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          55536181                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         55536181                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     27766889                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        27766889                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      27766889                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         27766889                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     27766889                       # number of overall hits
-system.cpu.icache.overall_hits::total        27766889                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          801                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           801                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          801                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            801                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          801                       # number of overall misses
-system.cpu.icache.overall_misses::total           801                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     60228000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     60228000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     60228000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     60228000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     60228000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     60228000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     27767690                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     27767690                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     27767690                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     27767690                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     27767690                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     27767690                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000029                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000029                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000029                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75191.011236                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 75191.011236                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 75191.011236                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 75191.011236                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 75191.011236                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 75191.011236                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            5                       # number of writebacks
-system.cpu.icache.writebacks::total                 5                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          801                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          801                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          801                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          801                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          801                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          801                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     59427000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     59427000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     59427000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     59427000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     59427000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     59427000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000029                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000029                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000029                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 74191.011236                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74191.011236                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 74191.011236                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 74191.011236                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 74191.011236                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 74191.011236                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        10244.686315                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1833993                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            15556                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           117.896182                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  9355.125797                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   674.107024                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   215.453494                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.285496                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.020572                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.006575                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.312643                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        15556                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1096                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        13876                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.474731                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         15237888                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        15237888                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       943278                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       943278                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            4                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            4                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        32220                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        32220                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           26                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           26                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       903167                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       903167                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           26                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       935387                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          935413                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           26                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       935387                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         935413                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        14544                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        14544                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          775                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          775                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          262                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          262                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          775                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        14806                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         15581                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          775                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        14806                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        15581                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   1066480500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   1066480500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     57929500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     57929500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     22043500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     22043500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     57929500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   1088524000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   1146453500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     57929500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   1088524000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   1146453500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       943278                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       943278                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            4                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        46764                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        46764                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          801                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          801                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       903429                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       903429                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          801                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       950193                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       950994                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          801                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       950193                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       950994                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.311008                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.311008                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.967541                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.967541                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000290                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000290                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.967541                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.015582                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.016384                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.967541                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.015582                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.016384                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73327.867162                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73327.867162                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74747.741935                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74747.741935                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 84135.496183                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 84135.496183                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74747.741935                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73519.113873                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 73580.225916                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74747.741935                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73519.113873                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 73580.225916                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data            6                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data            6                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data            6                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total            8                       # number of overall MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        14544                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        14544                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          773                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          773                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          256                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          256                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          773                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        14800                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        15573                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          773                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        14800                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        15573                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    921040500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    921040500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     50052500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     50052500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     19092500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     19092500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     50052500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    940133000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    990185500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     50052500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    940133000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    990185500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.311008                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.311008                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.965044                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.965044                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000283                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000283                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.965044                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.015576                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.016375                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.965044                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.015576                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.016375                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63327.867162                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63327.867162                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64750.970246                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64750.970246                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 74580.078125                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 74580.078125                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64750.970246                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63522.500000                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63583.477814                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64750.970246                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63522.500000                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63583.477814                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1897096                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       946118                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests          150                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        904230                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       943278                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            5                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict         2819                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        46764                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        46764                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          801                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       903429                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1607                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2846483                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2848090                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        51584                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    121182144                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          121233728                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       950994                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000175                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.013211                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             950828     99.98%     99.98% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                166      0.02%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         950994                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     1891831000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          3.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1202498                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1425292494                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          2.3                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               1029                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             14544                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            14544                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          1029                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        31146                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  31146                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       996672                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  996672                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             15573                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   15573    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               15573                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            21737000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           82128750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
index 98d82899d..e69de29bb 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -1,1214 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.058199                       # Number of seconds simulated
-sim_ticks                                 58199030500                       # Number of ticks simulated
-final_tick                                58199030500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 149103                       # Simulator instruction rate (inst/s)
-host_op_rate                                   149846                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               95790656                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 491524                       # Number of bytes of host memory used
-host_seconds                                   607.56                       # Real time elapsed on the host
-sim_insts                                    90589799                       # Number of instructions simulated
-sim_ops                                      91041030                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             44352                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data             87616                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher       925056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              1057024                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        44352                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           44352                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks        11200                       # Number of bytes written to this memory
-system.physmem.bytes_written::total             11200                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                693                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               1369                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher        14454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 16516                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks             175                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                  175                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               762075                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1505455                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher     15894698                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                18162227                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          762075                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             762075                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks            192443                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                 192443                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks            192443                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              762075                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1505455                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher     15894698                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               18354670                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         16517                       # Number of read requests accepted
-system.physmem.writeReqs                          175                       # Number of write requests accepted
-system.physmem.readBursts                       16517                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                        175                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  1048320                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      8768                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                      9216                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   1057088                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                  11200                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      137                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       4                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                1166                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 920                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 953                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                1031                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                1061                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                1122                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                1094                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                1089                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                1025                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 962                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                933                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                900                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                903                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                900                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               1411                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                910                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   2                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   6                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   1                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   3                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                  16                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                  40                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   7                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   2                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  2                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  2                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  2                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                 17                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                 37                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  7                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     58199022000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   16517                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                    175                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     11454                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      2521                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       462                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       397                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       296                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                       296                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                       316                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                       292                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                       292                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        54                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        9                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1812                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      582.746137                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     353.648277                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     424.722034                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            448     24.72%     24.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          213     11.75%     36.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           96      5.30%     41.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           72      3.97%     45.75% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           56      3.09%     48.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           67      3.70%     52.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           61      3.37%     55.91% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           48      2.65%     58.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          751     41.45%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1812                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples             8                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean      2016.250000                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       98.342741                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev     5441.040729                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511               7     87.50%     87.50% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-15871            1     12.50%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total               8                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples             8                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean               18                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.000000                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                  8    100.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total               8                       # Writes before turning the bus around for reads
-system.physmem.totQLat                      175730624                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 482855624                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     81900000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       10728.37                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29478.37                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          18.01                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.16                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       18.16                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.19                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.14                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.14                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.05                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        14.75                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      14651                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                        51                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   89.44                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  29.82                       # Row buffer hit rate for writes
-system.physmem.avgGap                      3486641.62                       # Average gap between requests
-system.physmem.pageHitRate                      88.83                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    7658280                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    4178625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  65512200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                   486000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             3800977440                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             2714701095                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            32535498750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              39129012390                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              672.381118                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    54114607553                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1943240000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      2137743447                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    6017760                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    3283500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  61916400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                   447120                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             3800977440                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             2480426820                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            32741002500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              39094071540                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              671.780705                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    54458056984                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1943240000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1793992016                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                28233538                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          23266052                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            835390                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             11829354                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                11747655                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             99.309354                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                   74541                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 92                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           27216                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              25478                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             1738                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          245                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  442                       # Number of system calls
-system.cpu.numCycles                        116398062                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles             746143                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      134906479                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    28233538                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           11847674                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     114760827                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1674187                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  911                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.IcacheWaitRetryStallCycles          805                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  32275055                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                   562                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          116345779                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.164712                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.318875                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 58810972     50.55%     50.55% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 13933527     11.98%     62.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  9228064      7.93%     70.46% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 34373216     29.54%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            116345779                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.242560                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.159010                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                  8834252                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              64111694                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  33013656                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               9560800                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 825377                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              4097950                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 11817                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              114395383                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts               1985420                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 825377                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 15270485                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                49952350                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         109536                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  35410349                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              14777682                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              110872417                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts               1412237                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents              11132933                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                1144918                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                1526969                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                 486977                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           129945519                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             483153288                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        119447216                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups               432                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             107312919                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 22632600                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               4409                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts           4401                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  21510749                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             26805153                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores             5347343                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads            519410                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores           254099                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  109667150                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                8283                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 101366848                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           1074801                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        18634403                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     41667299                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             65                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     116345779                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         0.871255                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        0.989200                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            54714850     47.03%     47.03% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            31358235     26.95%     73.98% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            22007860     18.92%     92.90% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3             7066756      6.07%     98.97% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             1197765      1.03%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                 313      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       116345779                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                 9784213     48.67%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                     50      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                13      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     48.67% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                9614548     47.83%     96.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                702998      3.50%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              71970791     71.00%     71.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                10698      0.01%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               2      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt              54      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc            124      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.01% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             24337715     24.01%     95.02% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite             5047462      4.98%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              101366848                       # Type of FU issued
-system.cpu.iq.rate                           0.870864                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    20101822                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.198308                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          340255638                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         128310520                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     99608490                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                 460                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                624                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses          115                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              121468430                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                     240                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads           288068                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      4329242                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         1500                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation         1342                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores       602499                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         7579                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        130663                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 825377                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 8119454                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                685980                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           109688255                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              26805153                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts              5347343                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               4395                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 180270                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                342292                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents           1342                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         435059                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       412404                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               847463                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             100109842                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              23803071                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           1257006                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                         12822                       # number of nop insts executed
-system.cpu.iew.exec_refs                     28718921                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 20621209                       # Number of branches executed
-system.cpu.iew.exec_stores                    4915850                       # Number of stores executed
-system.cpu.iew.exec_rate                     0.860065                       # Inst execution rate
-system.cpu.iew.wb_sent                       99693752                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      99608605                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  59691637                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  95527463                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       0.855758                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.624864                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        17362842                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls            8218                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            823674                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    113658017                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     0.801119                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.737711                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     77235221     67.95%     67.95% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     18611593     16.38%     84.33% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      7151823      6.29%     90.62% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      3469408      3.05%     93.67% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1644636      1.45%     95.12% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5       541902      0.48%     95.60% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6       703188      0.62%     96.22% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       178974      0.16%     96.37% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      4121272      3.63%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    113658017                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             90602408                       # Number of instructions committed
-system.cpu.commit.committedOps               91053639                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       27220755                       # Number of memory references committed
-system.cpu.commit.loads                      22475911                       # Number of loads committed
-system.cpu.commit.membars                        3888                       # Number of memory barriers committed
-system.cpu.commit.branches                   18732305                       # Number of branches committed
-system.cpu.commit.fp_insts                         48                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  72326352                       # Number of committed integer instructions.
-system.cpu.commit.function_calls                56148                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         63822387     70.09%     70.09% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult           10474      0.01%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            6      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc           15      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            2      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.10% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        22475911     24.68%     94.79% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite        4744844      5.21%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          91053639                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               4121272                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    217947492                       # The number of ROB reads
-system.cpu.rob.rob_writes                   219521309                       # The number of ROB writes
-system.cpu.timesIdled                             570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           52283                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    90589799                       # Number of Instructions Simulated
-system.cpu.committedOps                      91041030                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               1.284891                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         1.284891                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.778276                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.778276                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                108097873                       # number of integer regfile reads
-system.cpu.int_regfile_writes                58692304                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                        59                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                       96                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 369004699                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                 58686555                       # number of cc regfile writes
-system.cpu.misc_regfile_reads                28410228                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                   7784                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           5470634                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.784091                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            18249365                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           5471146                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs              3.335565                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle          35796500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.784091                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999578                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999578                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          344                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          61906904                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         61906904                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     13887331                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        13887331                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      4353747                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        4353747                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          522                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           522                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         3872                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         3872                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         3887                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      18241078                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         18241078                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     18241600                       # number of overall hits
-system.cpu.dcache.overall_hits::total        18241600                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      9587264                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       9587264                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       381234                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       381234                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            7                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data           15                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data      9968498                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9968498                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9968505                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9968505                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  88773272500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  88773272500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   4000795875                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   4000795875                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       291000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total       291000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  92774068375                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  92774068375                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  92774068375                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  92774068375                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     23474595                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     23474595                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          529                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          529                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     28209576                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     28209576                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     28210105                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     28210105                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.408410                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.408410                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.080514                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.080514                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.013233                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.013233                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.003859                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.003859                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.353373                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.353373                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.353366                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.353366                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data  9259.500156                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total  9259.500156                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10494.331238                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 10494.331238                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        19400                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        19400                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data  9306.724882                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total  9306.724882                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data  9306.718347                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total  9306.718347                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs       329915                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets       108865                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs            121409                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets           12838                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs     2.717385                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets     8.479903                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      5470634                       # number of writebacks
-system.cpu.dcache.writebacks::total           5470634                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      4338603                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      4338603                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       158750                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       158750                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           15                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      4497353                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      4497353                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      4497353                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      4497353                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      5248661                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      5248661                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       222484                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       222484                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            4                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      5471145                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      5471145                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      5471149                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      5471149                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  43288788000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  43288788000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2285573254                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2285573254                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       214500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       214500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  45574361254                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  45574361254                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  45574575754                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  45574575754                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.223589                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.223589                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046987                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046987                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.007561                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.007561                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.193946                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.193946                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.193943                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.193943                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data  8247.586956                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  8247.586956                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10272.978075                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10272.978075                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        53625                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        53625                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data  8329.949445                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total  8329.949445                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data  8329.982560                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total  8329.982560                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements               447                       # number of replacements
-system.cpu.icache.tags.tagsinuse           427.448157                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            32273898                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               904                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          35701.214602                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   427.448157                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.834860                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.834860                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          335                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          64550990                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         64550990                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     32273898                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        32273898                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      32273898                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         32273898                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     32273898                       # number of overall hits
-system.cpu.icache.overall_hits::total        32273898                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         1145                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1145                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         1145                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1145                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         1145                       # number of overall misses
-system.cpu.icache.overall_misses::total          1145                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     60302481                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     60302481                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     60302481                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     60302481                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     60302481                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     60302481                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     32275043                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     32275043                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     32275043                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     32275043                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     32275043                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     32275043                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000035                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000035                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000035                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 52665.922271                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 52665.922271                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 52665.922271                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 52665.922271                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 52665.922271                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 52665.922271                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs        18953                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets          107                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs               219                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    86.543379                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    21.400000                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks          447                       # number of writebacks
-system.cpu.icache.writebacks::total               447                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          240                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          240                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          240                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          240                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          240                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          905                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          905                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          905                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          905                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          905                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          905                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49734485                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     49734485                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49734485                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     49734485                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49734485                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     49734485                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54955.232044                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54955.232044                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54955.232044                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 54955.232044                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54955.232044                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 54955.232044                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued      4981065                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified      5296247                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit       274020                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage     14074841                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements              248                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        11235.818499                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            5318374                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            14915                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           356.578880                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 11061.516911                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher   174.301588                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.675141                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.010639                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.685780                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022          181                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        14486                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4          168                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          469                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         3489                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         9544                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          100                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          884                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.011047                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.884155                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        180510207                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       180510207                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      5451171                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      5451171                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        17033                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        17033                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       226019                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       226019                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst          210                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total          210                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      5243562                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      5243562                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst          210                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      5469581                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         5469791                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst          210                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      5469581                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        5469791                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data            3                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data          500                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total          500                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          695                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          695                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data         1065                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total         1065                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          695                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         1565                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          2260                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          695                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         1565                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         2260                       # number of overall misses
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data        59500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total        59500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     41259500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     41259500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     47414000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     47414000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     71274500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     71274500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     47414000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    112534000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    159948000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     47414000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    112534000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    159948000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      5451171                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      5451171                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        17033                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        17033                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data            3                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       226519                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       226519                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          905                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          905                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      5244627                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      5244627                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          905                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      5471146                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      5472051                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          905                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      5471146                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      5472051                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.002207                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.002207                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.767956                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.767956                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000203                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000203                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.767956                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.000286                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.000413                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.767956                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.000286                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.000413                       # miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 19833.333333                       # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 19833.333333                       # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        82519                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        82519                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 68221.582734                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 68221.582734                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 66924.413146                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 66924.413146                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68221.582734                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71906.709265                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 70773.451327                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68221.582734                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71906.709265                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 70773.451327                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.unused_prefetches                7                       # number of HardPF blocks evicted w/o reference
-system.cpu.l2cache.writebacks::writebacks          175                       # number of writebacks
-system.cpu.l2cache.writebacks::total              175                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data          158                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total          158                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           37                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           37                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data          195                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data          195                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total          196                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher       316084                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total       316084                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data            3                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          342                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total          342                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          694                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          694                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data         1028                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1028                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          694                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         1370                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         2064                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          694                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         1370                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher       316084                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       318148                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher    852614747                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total    852614747                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data        41500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        41500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     32745000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     32745000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     43196500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     43196500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     63614500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     63614500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     43196500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     96359500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    139556000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     43196500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     96359500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher    852614747                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    992170747                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.001510                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.001510                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.766851                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.766851                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000196                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.766851                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.000250                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.000377                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.766851                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.000250                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.058141                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher  2697.430895                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total  2697.430895                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 13833.333333                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13833.333333                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95745.614035                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95745.614035                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62242.795389                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62242.795389                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 61881.809339                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61881.809339                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62242.795389                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70335.401460                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67614.341085                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62242.795389                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70335.401460                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher  2697.430895                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total  3118.582380                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     10943135                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      5471097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         2877                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops       303361                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops       302576                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          785                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       5245531                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      5451346                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        19910                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict         1794                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq       317966                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFResp            4                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq            3                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp            3                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       226519                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       226519                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          905                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      5244627                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         2256                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     16412936                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          16415192                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        86464                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    700274176                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          700360640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      319939                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      5791989                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.053010                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.224658                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            5485738     94.71%     94.71% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1             305466      5.27%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                785      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        5791989                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    10942648515                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
-system.cpu.toL2Bus.snoopLayer0.occupancy         6019                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1357497                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    8206724991                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization         14.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              16175                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty          175                       # Transaction distribution
-system.membus.trans_dist::CleanEvict               63                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               341                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              341                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         16176                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        33275                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  33275                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port      1068224                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                 1068224                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             16759                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   16759    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               16759                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            27529285                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           86434816                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
index c28c5f296..e69de29bb 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
@@ -1,520 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.361598                       # Number of seconds simulated
-sim_ticks                                361597758500                       # Number of ticks simulated
-final_tick                               361597758500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1238958                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1239009                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1837400352                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 383872                       # Number of bytes of host memory used
-host_seconds                                   196.80                       # Real time elapsed on the host
-sim_insts                                   243825150                       # Number of instructions simulated
-sim_ops                                     243835265                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             56256                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            942336                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               998592                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        56256                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           56256                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                879                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              14724                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 15603                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               155576                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              2606034                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2761610                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          155576                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             155576                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              155576                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             2606034                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2761610                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  443                       # Number of system calls
-system.cpu.numCycles                        723195517                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   243825150                       # Number of instructions committed
-system.cpu.committedOps                     243835265                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             194726494                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                  11630                       # Number of float alu accesses
-system.cpu.num_func_calls                     4252956                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     18619959                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    194726494                       # number of integer instructions
-system.cpu.num_fp_insts                         11630                       # number of float instructions
-system.cpu.num_int_register_reads           456818988                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          215451553                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                23256                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  90                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     105711441                       # number of memory refs
-system.cpu.num_load_insts                    82803521                       # Number of load instructions
-system.cpu.num_store_insts                   22907920                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               723195516.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          29302884                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              28877736     11.81%     11.81% # Class of executed instruction
-system.cpu.op_class::IntAlu                 109842388     44.94%     56.75% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      42      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::MemRead                 82803527     33.88%     90.63% # Class of executed instruction
-system.cpu.op_class::MemWrite                22907920      9.37%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  244431613                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            935475                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3562.412338                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           104186699                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            939571                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            110.887521                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle      134409733500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3562.412338                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.869730                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.869730                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1416                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2526                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         211192111                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        211192111                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     81327576                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        81327576                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     22855241                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       22855241                       # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data         3882                       # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total            3882                       # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data     104182817                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        104182817                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    104182817                       # number of overall hits
-system.cpu.dcache.overall_hits::total       104182817                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       892857                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        892857                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        46710                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        46710                       # number of WriteReq misses
-system.cpu.dcache.SwapReq_misses::cpu.data            4                       # number of SwapReq misses
-system.cpu.dcache.SwapReq_misses::total             4                       # number of SwapReq misses
-system.cpu.dcache.demand_misses::cpu.data       939567                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         939567                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       939567                       # number of overall misses
-system.cpu.dcache.overall_misses::total        939567                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  11614835000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  11614835000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   1320964000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   1320964000                       # number of WriteReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::cpu.data       101000                       # number of SwapReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::total       101000                       # number of SwapReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  12935799000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  12935799000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  12935799000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  12935799000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     82220433                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     82220433                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     22901951                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     22901951                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data         3886                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total         3886                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    105122384                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    105122384                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    105122384                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    105122384                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.010859                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.010859                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002040                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.002040                       # miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_miss_rate::cpu.data     0.001029                       # miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_miss_rate::total     0.001029                       # miss rate for SwapReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.008938                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.008938                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13008.617281                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 13008.617281                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28280.111325                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 28280.111325                       # average WriteReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data        25250                       # average SwapReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::total        25250                       # average SwapReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 13767.830288                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 13767.830288                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 13767.830288                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 13767.830288                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       935266                       # number of writebacks
-system.cpu.dcache.writebacks::total            935266                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       892857                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       892857                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        46710                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        46710                       # number of WriteReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::cpu.data            4                       # number of SwapReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::total            4                       # number of SwapReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       939567                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       939567                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       939567                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       939567                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10721978000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  10721978000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1274254000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   1274254000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data        97000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::total        97000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11996232000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  11996232000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11996232000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  11996232000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.010859                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010859                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002040                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002040                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data     0.001029                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.001029                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.008938                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.008938                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.008938                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.008938                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12008.617281                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12008.617281                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27280.111325                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27280.111325                       # average WriteReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data        24250                       # average SwapReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        24250                       # average SwapReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12767.830288                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 12767.830288                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12767.830288                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 12767.830288                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                25                       # number of replacements
-system.cpu.icache.tags.tagsinuse           725.404879                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           244420617                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               882                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          277120.880952                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   725.404879                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.354202                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.354202                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          781                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.418457                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         488843880                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        488843880                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    244420617                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       244420617                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     244420617                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        244420617                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    244420617                       # number of overall hits
-system.cpu.icache.overall_hits::total       244420617                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          882                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           882                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          882                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            882                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          882                       # number of overall misses
-system.cpu.icache.overall_misses::total           882                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     54543500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     54543500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     54543500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     54543500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     54543500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     54543500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    244421499                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    244421499                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    244421499                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    244421499                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    244421499                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    244421499                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61840.702948                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 61840.702948                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 61840.702948                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 61840.702948                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 61840.702948                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 61840.702948                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks           25                       # number of writebacks
-system.cpu.icache.writebacks::total                25                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          882                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          882                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          882                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          882                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          882                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          882                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53661500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     53661500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53661500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     53661500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53661500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     53661500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60840.702948                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60840.702948                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60840.702948                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 60840.702948                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60840.702948                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 60840.702948                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         9729.320449                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1813523                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            15586                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           116.355896                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  8846.376929                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   738.627938                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   144.315582                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.269970                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.022541                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.004404                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.296915                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        15586                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1385                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        13986                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.475647                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         15069916                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        15069916                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       935266                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       935266                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks           25                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total           25                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        32147                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        32147                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst            3                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total            3                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       892700                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       892700                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst            3                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       924847                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          924850                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst            3                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       924847                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         924850                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        14567                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        14567                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          879                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          879                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          157                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          157                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          879                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        14724                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         15603                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          879                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        14724                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        15603                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    866736500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    866736500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     52304000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     52304000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      9341500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      9341500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     52304000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    876078000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    928382000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     52304000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    876078000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    928382000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       935266                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       935266                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks           25                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total           25                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        46714                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        46714                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          882                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          882                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       892857                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       892857                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          882                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       939571                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       940453                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          882                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       939571                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       940453                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.311834                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.311834                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.996599                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.996599                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000176                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000176                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.996599                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.015671                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.016591                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.996599                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.015671                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.016591                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59503.981797                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59503.981797                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59503.981797                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59500.224316                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59503.981797                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59500.224316                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        14567                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        14567                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          879                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          879                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          157                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          157                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          879                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        14724                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        15603                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          879                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        14724                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        15603                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    721066500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    721066500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     43514000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     43514000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      7771500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      7771500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     43514000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    728838000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    772352000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     43514000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    728838000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    772352000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.311834                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.311834                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.996599                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.996599                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000176                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.996599                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.015671                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.016591                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.996599                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.015671                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.016591                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49503.981797                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49503.981797                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49503.981797                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.224316                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49503.981797                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.224316                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1875953                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       935500                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        893739                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       935266                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean           25                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          209                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        46714                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        46714                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          882                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       892857                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1789                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2814617                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2816406                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        58048                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    119989568                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          120047616                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       940453                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000001                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.001031                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             940452    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  1      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         940453                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     1873267500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1323000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1409356500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               1036                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             14567                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            14567                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          1036                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        31206                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  31206                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       998592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  998592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             15603                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   15603    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               15603                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            15606500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           78015000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
index ae7b853ff..e69de29bb 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
@@ -1,1013 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.065987                       # Number of seconds simulated
-sim_ticks                                 65986743500                       # Number of ticks simulated
-final_tick                                65986743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 126228                       # Simulator instruction rate (inst/s)
-host_op_rate                                   222267                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               52721316                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 414760                       # Number of bytes of host memory used
-host_seconds                                  1251.61                       # Real time elapsed on the host
-sim_insts                                   157988547                       # Number of instructions simulated
-sim_ops                                     278192464                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             69440                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           1890368                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              1959808                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        69440                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           69440                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks        17920                       # Number of bytes written to this memory
-system.physmem.bytes_written::total             17920                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               1085                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              29537                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 30622                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks             280                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                  280                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1052333                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             28647693                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                29700026                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1052333                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1052333                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks            271570                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                 271570                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks            271570                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1052333                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            28647693                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               29971596                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         30622                       # Number of read requests accepted
-system.physmem.writeReqs                          280                       # Number of write requests accepted
-system.physmem.readBursts                       30622                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                        280                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  1952768                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      7040                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                     16064                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   1959808                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                  17920                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      110                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                1932                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                2084                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                2041                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                1935                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                2086                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                1909                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                1974                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                1865                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                1948                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                1940                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               1806                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               1794                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               1792                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               1799                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               1828                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               1779                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                  10                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                 107                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                  30                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                  12                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                  60                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   8                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                  16                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   5                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  3                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     65986546500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   30622                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                    280                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     29999                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       397                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        88                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                        22                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         5                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                       16                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                       16                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         2831                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      694.731190                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     483.360902                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     396.952113                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            443     15.65%     15.65% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          258      9.11%     24.76% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          108      3.81%     28.58% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          115      4.06%     32.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          113      3.99%     36.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          115      4.06%     40.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          137      4.84%     45.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           80      2.83%     48.36% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         1462     51.64%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           2831                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples            14                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean      2175.285714                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       28.380874                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev     8064.070078                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023             13     92.86%     92.86% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::29696-30719            1      7.14%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total              14                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples            14                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.928571                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.918266                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.615728                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16                  1      7.14%      7.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                 12     85.71%     92.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                  1      7.14%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total              14                       # Writes before turning the bus around for reads
-system.physmem.totQLat                      136557750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 708657750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    152560000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        4475.54                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  23225.54                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          29.59                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.24                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       29.70                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.27                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.23                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.23                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.05                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        14.53                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      27745                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                       178                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   90.93                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  63.57                       # Row buffer hit rate for writes
-system.physmem.avgGap                      2135348.73                       # Average gap between requests
-system.physmem.pageHitRate                      90.68                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                   11551680                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    6303000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 123130800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                  1574640                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             4309537440                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             3035388510                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            36925944000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              44413430070                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              673.125124                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    61414409250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      2203240000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      2364289750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    9805320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    5350125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 114441600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                    51840                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             4309537440                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             3171429270                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            36806601750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              44417217345                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              673.182663                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    61216839000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      2203240000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      2563655500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                40828848                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          40828848                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           1470674                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             26813424                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 6079027                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              92484                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        26813424                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           21202389                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses          5611035                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       566146                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  444                       # Number of system calls
-system.cpu.numCycles                        131973488                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           30825655                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      222121094                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    40828848                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           27281416                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      99433771                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 3060135                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                        329                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                 6280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles        112427                       # Number of stall cycles due to pending traps
-system.cpu.fetch.PendingQuiesceStallCycles           56                       # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  29997924                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                374431                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes                       8                       # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples          131908700                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.964131                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.412100                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 65727022     49.83%     49.83% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  4068693      3.08%     52.91% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  3626407      2.75%     55.66% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  6133247      4.65%     60.31% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  7782444      5.90%     66.21% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  5574161      4.23%     70.44% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  3387073      2.57%     73.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  2926863      2.22%     75.22% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 32682790     24.78%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            131908700                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.309372                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.683074                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 15512553                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              64273138                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  40712149                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               9880793                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                1530067                       # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts              365468602                       # Number of instructions handled by decode
-system.cpu.rename.SquashCycles                1530067                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 21068463                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                11448631                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          17559                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  44736331                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              53107649                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              355543189                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                 24245                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                 799476                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents               46595900                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                4792588                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           358065930                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             942303414                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        580264608                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups             22491                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             279212747                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 78853183                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                501                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            500                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  64461317                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            113156478                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            38725561                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          51813945                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          9109294                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  346336448                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                4423                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 319025181                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            175223                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        68148407                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    106206343                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved           3978                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     131908700                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.418530                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.165753                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            35712645     27.07%     27.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            20185531     15.30%     42.38% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            17171104     13.02%     55.39% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            17670057     13.40%     68.79% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            15380757     11.66%     80.45% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            12917935      9.79%     90.24% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             6743014      5.11%     95.35% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             4104772      3.11%     98.47% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             2022885      1.53%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       131908700                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  364922      8.93%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      8.93% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                3529438     86.37%     95.30% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                191983      4.70%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass             33340      0.01%      0.01% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             182585704     57.23%     57.24% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                11686      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                   478      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                 321      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     57.25% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            101596397     31.85%     89.09% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            34797255     10.91%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              319025181                       # Type of FU issued
-system.cpu.iq.rate                           2.417343                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     4086343                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.012809                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          774202119                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         414517759                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    314637932                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads               18509                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes              33754                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses         4413                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              323069884                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                    8300                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         57418928                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads     22377093                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        67905                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        65034                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      7285809                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         4034                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        140997                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                1530067                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 8343953                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles               3020633                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           346340871                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            136261                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             113156478                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             38725561                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               1825                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   2944                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents               3026950                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          65034                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         548248                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      1104057                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              1652305                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             316487526                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             100816589                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           2537655                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                             0                       # number of nop insts executed
-system.cpu.iew.exec_refs                    135188403                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 32185799                       # Number of branches executed
-system.cpu.iew.exec_stores                   34371814                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.398114                       # Inst execution rate
-system.cpu.iew.wb_sent                      315304152                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     314642345                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 238446717                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 344411432                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       2.384133                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.692331                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        68273083                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             445                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts           1477187                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    122118176                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.278059                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     3.046851                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     56957157     46.64%     46.64% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     16546673     13.55%     60.19% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     11180219      9.16%     69.35% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      8765216      7.18%     76.52% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      2116572      1.73%     78.26% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1764817      1.45%     79.70% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6       934979      0.77%     80.47% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       730886      0.60%     81.07% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     23121657     18.93%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    122118176                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            157988547                       # Number of instructions committed
-system.cpu.commit.committedOps              278192464                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      122219137                       # Number of memory references committed
-system.cpu.commit.loads                      90779385                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   29309705                       # Number of branches committed
-system.cpu.commit.fp_insts                         40                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 278169481                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              4237596                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass        16695      0.01%      0.01% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        155945353     56.06%     56.06% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult           10938      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv              329      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd             12      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.07% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        90779385     32.63%     88.70% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       31439752     11.30%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         278192464                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              23121657                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    445462066                       # The number of ROB reads
-system.cpu.rob.rob_writes                   702797421                       # The number of ROB writes
-system.cpu.timesIdled                             887                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           64788                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   157988547                       # Number of Instructions Simulated
-system.cpu.committedOps                     278192464                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.835336                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.835336                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.197123                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.197123                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                504041942                       # number of integer regfile reads
-system.cpu.int_regfile_writes               248656420                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                      4180                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                      782                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 109261684                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                 65602098                       # number of cc regfile writes
-system.cpu.misc_regfile_reads               202573497                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           2073508                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4068.413497                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            71894591                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2077604                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             34.604569                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       21372047500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4068.413497                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993265                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993265                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          542                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         3404                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         151442194                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        151442194                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     40548572                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        40548572                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     31346019                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       31346019                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      71894591                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         71894591                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     71894591                       # number of overall hits
-system.cpu.dcache.overall_hits::total        71894591                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      2693971                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       2693971                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        93733                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        93733                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      2787704                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        2787704                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      2787704                       # number of overall misses
-system.cpu.dcache.overall_misses::total       2787704                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  32332975500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  32332975500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   2952822993                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   2952822993                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  35285798493                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  35285798493                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  35285798493                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  35285798493                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     43242543                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     43242543                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     31439752                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     31439752                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     74682295                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     74682295                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     74682295                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     74682295                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.062299                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.062299                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002981                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.002981                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.037328                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.037328                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.037328                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.037328                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12001.976079                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 12001.976079                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31502.491044                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 31502.491044                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 12657.656083                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 12657.656083                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 12657.656083                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 12657.656083                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs       219202                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets          497                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs             43207                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.073298                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   124.250000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2066969                       # number of writebacks
-system.cpu.dcache.writebacks::total           2066969                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       698217                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       698217                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        11883                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        11883                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       710100                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       710100                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       710100                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       710100                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1995754                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1995754                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        81850                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        81850                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2077604                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2077604                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2077604                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2077604                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24221413500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  24221413500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2795777993                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2795777993                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  27017191493                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  27017191493                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  27017191493                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  27017191493                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.046153                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046153                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002603                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002603                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.027819                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.027819                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.027819                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.027819                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12136.472481                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12136.472481                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34157.336506                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34157.336506                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13004.013995                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 13004.013995                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13004.013995                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 13004.013995                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                93                       # number of replacements
-system.cpu.icache.tags.tagsinuse           870.928206                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            29996478                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              1113                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          26951.013477                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   870.928206                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.425258                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.425258                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          906                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.498047                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          59996959                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         59996959                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     29996478                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        29996478                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      29996478                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         29996478                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     29996478                       # number of overall hits
-system.cpu.icache.overall_hits::total        29996478                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         1445                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1445                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         1445                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1445                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         1445                       # number of overall misses
-system.cpu.icache.overall_misses::total          1445                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    106088999                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    106088999                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    106088999                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    106088999                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    106088999                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    106088999                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     29997923                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     29997923                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     29997923                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     29997923                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     29997923                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     29997923                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000048                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000048                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000048                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 73417.992388                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 73417.992388                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 73417.992388                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 73417.992388                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 73417.992388                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 73417.992388                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          515                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    46.818182                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks           93                       # number of writebacks
-system.cpu.icache.writebacks::total                93                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          332                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          332                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          332                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          332                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          332                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          332                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1113                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         1113                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         1113                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         1113                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         1113                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         1113                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     84684499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     84684499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     84684499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     84684499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     84684499                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     84684499                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000037                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76086.701707                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76086.701707                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76086.701707                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 76086.701707                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76086.701707                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 76086.701707                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements              650                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        20606.403574                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            4037654                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            30622                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           131.854680                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 19620.454834                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   710.830105                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   275.118635                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.598769                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.021693                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.008396                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.628858                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29972                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          833                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1405                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27613                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.914673                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         33330894                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        33330894                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2066969                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2066969                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks           93                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total           93                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        52906                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        52906                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           28                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           28                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1995161                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1995161                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           28                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2048067                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2048095                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           28                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2048067                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2048095                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        28982                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        28982                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1085                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         1085                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          555                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          555                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         1085                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        29537                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         30622                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         1085                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        29537                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        30622                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   2117059500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   2117059500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     82707500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     82707500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     43407000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     43407000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     82707500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   2160466500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   2243174000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     82707500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   2160466500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   2243174000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2066969                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2066969                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks           93                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        81888                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        81888                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         1113                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         1113                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1995716                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1995716                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         1113                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2077604                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2078717                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         1113                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2077604                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2078717                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.353922                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.353922                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.974843                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.974843                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000278                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000278                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.974843                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.014217                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.014731                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.974843                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.014217                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.014731                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 73047.391484                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 73047.391484                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76228.110599                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76228.110599                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78210.810811                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78210.810811                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76228.110599                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73144.412093                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 73253.673829                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76228.110599                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73144.412093                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 73253.673829                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks          280                       # number of writebacks
-system.cpu.l2cache.writebacks::total              280                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        28982                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        28982                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1085                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1085                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          555                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          555                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         1085                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        29537                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        30622                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         1085                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        29537                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        30622                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1827239500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   1827239500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     71857500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     71857500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     37857000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     37857000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     71857500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   1865096500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   1936954000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     71857500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   1865096500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   1936954000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.353922                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.353922                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.974843                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.974843                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000278                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000278                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.974843                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.014217                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.014731                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.974843                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.014217                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.014731                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 63047.391484                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 63047.391484                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66228.110599                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66228.110599                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68210.810811                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68210.810811                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66228.110599                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 63144.412093                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63253.673829                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66228.110599                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 63144.412093                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63253.673829                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      4152318                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2073604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops          325                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops          325                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       1996829                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2067249                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean           93                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict         6909                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        81888                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        81888                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         1113                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1995716                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         2319                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      6228716                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           6231035                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        77184                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    265252672                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          265329856                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                         650                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2079367                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000167                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.012936                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2079019     99.98%     99.98% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                348      0.02%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2079367                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4143221000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          6.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1670997                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3116406000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          4.7                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               1640                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty          280                       # Transaction distribution
-system.membus.trans_dist::CleanEvict               45                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             28982                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            28982                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          1640                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        61569                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total        61569                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  61569                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port      1977728                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total      1977728                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                 1977728                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             30947                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   30947    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               30947                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            43483000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          161384500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
index e4dba065e..e69de29bb 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
@@ -1,515 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.366199                       # Number of seconds simulated
-sim_ticks                                366199170500                       # Number of ticks simulated
-final_tick                               366199170500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 703769                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1239225                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1631255376                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 410416                       # Number of bytes of host memory used
-host_seconds                                   224.49                       # Real time elapsed on the host
-sim_insts                                   157988548                       # Number of instructions simulated
-sim_ops                                     278192465                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             51392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           1871424                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              1922816                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        51392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           51392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks         6528                       # Number of bytes written to this memory
-system.physmem.bytes_written::total              6528                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                803                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              29241                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 30044                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks             102                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                  102                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               140339                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              5110399                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 5250738                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          140339                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             140339                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks             17826                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                  17826                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks             17826                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              140339                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             5110399                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                5268565                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  444                       # Number of system calls
-system.cpu.numCycles                        732398341                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   157988548                       # Number of instructions committed
-system.cpu.committedOps                     278192465                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             278169482                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     40                       # Number of float alu accesses
-system.cpu.num_func_calls                     8475189                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     18628007                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    278169482                       # number of integer instructions
-system.cpu.num_fp_insts                            40                       # number of float instructions
-system.cpu.num_int_register_reads           635379407                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          217447860                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   40                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  26                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            104140596                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            61764861                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     122219137                       # number of memory refs
-system.cpu.num_load_insts                    90779385                       # Number of load instructions
-system.cpu.num_store_insts                   31439752                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               732398340.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          29309705                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                 16695      0.01%      0.01% # Class of executed instruction
-system.cpu.op_class::IntAlu                 155945354     56.06%     56.06% # Class of executed instruction
-system.cpu.op_class::IntMult                    10938      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::IntDiv                       329      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      12      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::MemRead                 90779385     32.63%     88.70% # Class of executed instruction
-system.cpu.op_class::MemWrite                31439752     11.30%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  278192465                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           2062733                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4076.299825                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           120152370                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2066829                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             58.133677                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle      126122344500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4076.299825                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995190                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995190                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1779                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2195                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         246505227                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        246505227                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     88818727                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        88818727                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     31333643                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       31333643                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     120152370                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        120152370                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    120152370                       # number of overall hits
-system.cpu.dcache.overall_hits::total       120152370                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1960720                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1960720                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       106109                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       106109                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      2066829                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        2066829                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      2066829                       # number of overall misses
-system.cpu.dcache.overall_misses::total       2066829                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  25499993500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  25499993500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   2801625000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   2801625000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  28301618500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  28301618500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  28301618500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  28301618500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     90779447                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     90779447                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     31439752                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     31439752                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    122219199                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    122219199                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    122219199                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    122219199                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.021599                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.021599                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003375                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.003375                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.016911                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.016911                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.016911                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.016911                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13005.423263                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 13005.423263                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26403.273992                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 26403.273992                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 13693.255949                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 13693.255949                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 13693.255949                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 13693.255949                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2062482                       # number of writebacks
-system.cpu.dcache.writebacks::total           2062482                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1960720                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1960720                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       106109                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       106109                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2066829                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2066829                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2066829                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2066829                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  23539273500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  23539273500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2695516000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2695516000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  26234789500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  26234789500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  26234789500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  26234789500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.021599                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021599                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003375                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003375                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.016911                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.016911                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.016911                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.016911                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12005.423263                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12005.423263                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25403.273992                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25403.273992                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12693.255949                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 12693.255949                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12693.255949                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 12693.255949                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                24                       # number of replacements
-system.cpu.icache.tags.tagsinuse           665.627299                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           217695356                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               808                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          269424.945545                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   665.627299                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.325013                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.325013                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          715                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.382812                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         435393136                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        435393136                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    217695356                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       217695356                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     217695356                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        217695356                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    217695356                       # number of overall hits
-system.cpu.icache.overall_hits::total       217695356                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          808                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           808                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          808                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            808                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          808                       # number of overall misses
-system.cpu.icache.overall_misses::total           808                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     49857000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     49857000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     49857000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     49857000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     49857000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     49857000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    217696164                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    217696164                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    217696164                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    217696164                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    217696164                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    217696164                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61704.207921                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 61704.207921                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 61704.207921                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 61704.207921                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 61704.207921                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 61704.207921                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks           24                       # number of writebacks
-system.cpu.icache.writebacks::total                24                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          808                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          808                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          808                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          808                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          808                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          808                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49049000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     49049000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49049000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     49049000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49049000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     49049000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000004                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60704.207921                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60704.207921                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60704.207921                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 60704.207921                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60704.207921                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 60704.207921                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements              313                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        20037.622351                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3992697                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            30021                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           132.996802                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 19324.712224                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   556.457266                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   156.452862                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.589743                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.016982                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.004775                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.611500                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29708                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1692                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27876                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.906616                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         33179282                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        33179282                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2062482                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2062482                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks           24                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total           24                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        77085                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        77085                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst            5                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total            5                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1960503                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1960503                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst            5                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2037588                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2037593                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst            5                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2037588                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2037593                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        29024                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        29024                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          803                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          803                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          217                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          217                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          803                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        29241                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         30044                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          803                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        29241                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        30044                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   1726959000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   1726959000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     47782000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     47782000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     12911500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     12911500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     47782000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   1739870500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   1787652500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     47782000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   1739870500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   1787652500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2062482                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2062482                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks           24                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total           24                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       106109                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       106109                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          808                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          808                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1960720                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1960720                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          808                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2066829                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2067637                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          808                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2066829                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2067637                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.273530                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.273530                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.993812                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.993812                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000111                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000111                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.993812                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.014148                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.014531                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.993812                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.014148                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.014531                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59501.068082                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59501.068082                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59504.358655                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59504.358655                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59504.358655                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.060155                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59501.148316                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59504.358655                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.060155                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59501.148316                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks          102                       # number of writebacks
-system.cpu.l2cache.writebacks::total              102                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        29024                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        29024                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          803                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          803                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          217                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          217                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          803                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        29241                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        30044                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          803                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        29241                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        30044                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1436719000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   1436719000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     39752000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     39752000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     10741500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     10741500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     39752000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   1447460500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   1487212500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     39752000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   1447460500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   1487212500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.273530                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.273530                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.993812                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.993812                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000111                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.993812                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.014148                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.014531                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.993812                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.014148                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.014531                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49501.068082                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49501.068082                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49504.358655                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49504.358655                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49504.358655                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.060155                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49501.148316                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49504.358655                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.060155                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49501.148316                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      4130394                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2062757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops          197                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops          197                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       1961528                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2062584                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean           24                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          462                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       106109                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       106109                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          808                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1960720                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1640                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      6196391                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           6198031                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        53248                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    264275904                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          264329152                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                         313                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2067950                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000095                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.009760                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2067753     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                197      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2067950                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4127703000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1212000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3100243500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               1020                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty          102                       # Transaction distribution
-system.membus.trans_dist::CleanEvict               14                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             29024                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            29024                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          1020                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        60204                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total        60204                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  60204                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port      1929344                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total      1929344                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                 1929344                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             30160                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   30160    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               30160                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            30602500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          150220000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
index 7e8fb1ca2..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,803 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.412080                       # Number of seconds simulated
-sim_ticks                                412079966500                       # Number of ticks simulated
-final_tick                               412079966500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 367276                       # Simulator instruction rate (inst/s)
-host_op_rate                                   367276                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              247338871                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 254928                       # Number of bytes of host memory used
-host_seconds                                  1666.05                       # Real time elapsed on the host
-sim_insts                                   611901617                       # Number of instructions simulated
-sim_ops                                     611901617                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            156608                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          24143296                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             24299904                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       156608                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          156608                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     18790848                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18790848                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2447                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             377239                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                379686                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          293607                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               293607                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               380043                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             58588861                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                58968904                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          380043                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             380043                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          45600004                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               45600004                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          45600004                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              380043                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            58588861                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              104568908                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        379686                       # Number of read requests accepted
-system.physmem.writeReqs                       293607                       # Number of write requests accepted
-system.physmem.readBursts                      379686                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     293607                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 24278080                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     21824                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  18789376                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  24299904                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               18790848                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      341                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               23685                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               23156                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               23444                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               24498                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               25450                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               23569                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               23652                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               23913                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               23182                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               23988                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              24719                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              22783                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              23722                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              24391                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              22743                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              22450                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               17782                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               17456                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               17945                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               18853                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               19514                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               18590                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               18778                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               18659                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               18440                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               18941                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              19257                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              18049                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              18261                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              18732                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              17196                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              17131                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    412079864500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  379686                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 293607                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    377956                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1374                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        15                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     6977                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     7349                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    16982                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    17402                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    17456                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    17496                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    17482                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    17480                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    17464                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    17469                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    17515                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    17450                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    17520                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    17545                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    17504                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    17668                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    17405                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    17352                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       38                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       18                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       10                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        6                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       142401                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      302.436977                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     179.883041                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     323.731419                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          50699     35.60%     35.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        38890     27.31%     62.91% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        13190      9.26%     72.18% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         8518      5.98%     78.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         5731      4.02%     82.18% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         3813      2.68%     84.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         2946      2.07%     86.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         2544      1.79%     88.71% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        16070     11.29%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         142401                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         17327                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        21.892595                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      236.629202                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          17319     99.95%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            4      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-3071            1      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           17327                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         17327                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.943729                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.871773                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        3.342990                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-23           17278     99.72%     99.72% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-31              33      0.19%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-39               6      0.03%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-47               2      0.01%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-55               2      0.01%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-63               2      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-79               1      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-103              1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-119             1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::392-399             1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           17327                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     4062204500                       # Total ticks spent queuing
-system.physmem.totMemAccLat               11174923250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1896725000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       10708.47                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29458.47                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          58.92                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          45.60                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       58.97                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       45.60                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.82                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.46                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.36                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        21.44                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     314203                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    216323                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   82.83                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.68                       # Row buffer hit rate for writes
-system.physmem.avgGap                       612036.46                       # Average gap between requests
-system.physmem.pageHitRate                      78.84                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  547933680                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  298971750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1492662600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                956298960                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            26915029440                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            62025350850                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           192839650500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             285075897780                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              691.797872                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   320257941500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     13760240000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     78061587250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  528617880                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  288432375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1466212800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                946125360                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            26915029440                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            58968919935                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           195520730250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             284634068040                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              690.725678                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   324739070000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     13760240000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     73580458750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               123917421                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          87658943                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           6214661                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             71578372                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                67267052                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             93.976784                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                15041989                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect            1126026                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups            7056                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               4451                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             2605                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          734                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    149344684                       # DTB read hits
-system.cpu.dtb.read_misses                     549067                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                149893751                       # DTB read accesses
-system.cpu.dtb.write_hits                    57319581                       # DTB write hits
-system.cpu.dtb.write_misses                     63710                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                57383291                       # DTB write accesses
-system.cpu.dtb.data_hits                    206664265                       # DTB hits
-system.cpu.dtb.data_misses                     612777                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                207277042                       # DTB accesses
-system.cpu.itb.fetch_hits                   226050668                       # ITB hits
-system.cpu.itb.fetch_misses                        48                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               226050716                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  485                       # Number of system calls
-system.cpu.numCycles                        824159933                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   611901617                       # Number of instructions committed
-system.cpu.committedOps                     611901617                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      12834895                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.346883                       # CPI: cycles per instruction
-system.cpu.ipc                               0.742455                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            52179272      8.53%      8.53% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               355264620     58.06%     66.59% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 152833      0.02%     66.61% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     66.61% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                144588      0.02%     66.64% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     3      0.00%     66.64% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                369991      0.06%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    2      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                  3790      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.70% # Class of committed instruction
-system.cpu.op_class_0::MemRead              146565535     23.95%     90.65% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              57220983      9.35%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                611901617                       # Class of committed instruction
-system.cpu.tickCycles                       739333991                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        84825942                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements           2535268                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4087.644038                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           202570428                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2539364                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             79.772111                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1636792500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4087.644038                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997960                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997960                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         3145                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         414584966                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        414584966                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    146904269                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       146904269                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     55666159                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       55666159                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     202570428                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        202570428                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    202570428                       # number of overall hits
-system.cpu.dcache.overall_hits::total       202570428                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1908498                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1908498                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1543875                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1543875                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      3452373                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        3452373                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      3452373                       # number of overall misses
-system.cpu.dcache.overall_misses::total       3452373                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  37718879500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  37718879500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  47736374000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  47736374000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  85455253500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  85455253500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  85455253500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  85455253500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    148812767                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    148812767                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     57210034                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     57210034                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    206022801                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    206022801                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    206022801                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    206022801                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012825                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.012825                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026986                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.026986                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.016757                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.016757                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.016757                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.016757                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19763.646333                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 19763.646333                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30919.843899                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 30919.843899                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 24752.613203                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 24752.613203                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 24752.613203                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 24752.613203                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2339413                       # number of writebacks
-system.cpu.dcache.writebacks::total           2339413                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       143957                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       143957                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       769052                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       769052                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       913009                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       913009                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       913009                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       913009                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1764541                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1764541                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       774823                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       774823                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2539364                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2539364                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2539364                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2539364                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  33202779000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  33202779000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23350926000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  23350926000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  56553705000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  56553705000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  56553705000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  56553705000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011857                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011857                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013543                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013543                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012326                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.012326                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012326                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.012326                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18816.666204                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18816.666204                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30137.110024                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30137.110024                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22270.814661                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22270.814661                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22270.814661                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22270.814661                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              3158                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1117.678366                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           226045682                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              4986                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          45336.077417                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1117.678366                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.545741                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.545741                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1828                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1590                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         452106322                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        452106322                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    226045682                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       226045682                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     226045682                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        226045682                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    226045682                       # number of overall hits
-system.cpu.icache.overall_hits::total       226045682                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         4986                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          4986                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         4986                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           4986                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         4986                       # number of overall misses
-system.cpu.icache.overall_misses::total          4986                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    233628500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    233628500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    233628500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    233628500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    233628500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    233628500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    226050668                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    226050668                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    226050668                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    226050668                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    226050668                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    226050668                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46856.899318                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 46856.899318                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 46856.899318                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 46856.899318                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 46856.899318                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 46856.899318                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         3158                       # number of writebacks
-system.cpu.icache.writebacks::total              3158                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4986                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         4986                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         4986                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         4986                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         4986                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         4986                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    228642500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    228642500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    228642500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    228642500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    228642500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    228642500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45856.899318                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45856.899318                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45856.899318                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 45856.899318                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45856.899318                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 45856.899318                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           347705                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        29504.977164                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3908748                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           380135                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            10.282526                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     189119343500                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 21322.016390                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   160.931124                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  8022.029650                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.650696                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.004911                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.244813                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.900420                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32430                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        13172                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        18756                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.989685                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         41820503                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        41820503                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2339413                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2339413                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         3158                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         3158                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       571852                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       571852                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         2539                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         2539                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1590273                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1590273                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         2539                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2162125                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2164664                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         2539                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2162125                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2164664                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       206308                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       206308                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2447                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2447                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       170931                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       170931                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2447                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       377239                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        379686                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2447                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       377239                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       379686                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  16226611500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  16226611500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    194481500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    194481500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13777909500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  13777909500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    194481500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  30004521000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  30199002500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    194481500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  30004521000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  30199002500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2339413                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2339413                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         3158                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         3158                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       778160                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       778160                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4986                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         4986                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1761204                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1761204                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         4986                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2539364                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2544350                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         4986                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2539364                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2544350                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.265123                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.265123                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.490774                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.490774                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.097053                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.097053                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.490774                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.148556                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.149227                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.490774                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.148556                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.149227                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78652.362002                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78652.362002                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79477.523498                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79477.523498                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80605.095038                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80605.095038                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79477.523498                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79537.166094                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 79536.781709                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79477.523498                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79537.166094                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 79536.781709                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       293607                       # number of writebacks
-system.cpu.l2cache.writebacks::total           293607                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            5                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            5                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206308                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       206308                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2447                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2447                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       170931                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       170931                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2447                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       377239                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       379686                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2447                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       377239                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       379686                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  14163531500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  14163531500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    170011500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    170011500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  12068599500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  12068599500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    170011500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  26232131000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  26402142500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    170011500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  26232131000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  26402142500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.265123                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.265123                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.490774                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.490774                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.097053                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.097053                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.490774                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.148556                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.149227                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.490774                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.148556                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.149227                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68652.362002                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68652.362002                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69477.523498                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69477.523498                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70605.095038                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70605.095038                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69477.523498                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69537.166094                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69536.781709                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69477.523498                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69537.166094                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69536.781709                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      5082776                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2538426                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2394                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2394                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       1766190                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2633020                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         3158                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       249953                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       778160                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       778160                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         4986                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1761204                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        13130                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7613996                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           7627126                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       521216                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    312241728                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          312762944                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      347705                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2892055                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000828                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.028759                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2889661     99.92%     99.92% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2394      0.08%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2892055                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4883959000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7479000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3809046000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             173378                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       293607                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            51709                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            206308                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           206308                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        173378                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1104688                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1104688                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43090752                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                43090752                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            725002                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  725002    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              725002                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          2021006000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2009290500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt
index 78ceda494..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/minor-timing/stats.txt
@@ -1,921 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.362632                       # Number of seconds simulated
-sim_ticks                                362631828500                       # Number of ticks simulated
-final_tick                               362631828500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 263885                       # Simulator instruction rate (inst/s)
-host_op_rate                                   285822                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              188900227                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 275012                       # Number of bytes of host memory used
-host_seconds                                  1919.70                       # Real time elapsed on the host
-sim_insts                                   506579366                       # Number of instructions simulated
-sim_ops                                     548692589                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            179456                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           9032064                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              9211520                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       179456                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          179456                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      6221440                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           6221440                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2804                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             141126                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                143930                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           97210                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                97210                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               494871                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             24906981                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                25401852                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          494871                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             494871                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          17156354                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               17156354                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          17156354                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              494871                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            24906981                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               42558206                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        143930                       # Number of read requests accepted
-system.physmem.writeReqs                        97210                       # Number of write requests accepted
-system.physmem.readBursts                      143930                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      97210                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  9204736                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      6784                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   6219456                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   9211520                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                6221440                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      106                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                9406                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                8921                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                8949                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                8657                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                9384                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                9355                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                8962                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                8101                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                8596                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                8628                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               8740                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               9454                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               9340                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               9510                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               8709                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               9112                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                6249                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                6105                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                6032                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                5882                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                6237                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                6240                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6051                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                5508                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                5781                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                5861                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               5978                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               6494                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               6355                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               6320                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               6000                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               6086                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    362631802500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  143930                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  97210                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    143484                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       320                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        20                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     2964                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3137                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     5566                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     5692                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     5699                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     5705                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     5705                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     5703                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     5710                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     5731                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     5739                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     5733                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     5740                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     5717                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     5686                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     5684                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     5636                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     5622                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        6                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        65461                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      235.617299                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     156.242018                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     241.589954                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          24858     37.97%     37.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        18413     28.13%     66.10% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         6961     10.63%     76.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         7914     12.09%     88.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2009      3.07%     91.89% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1136      1.74%     93.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          792      1.21%     94.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          657      1.00%     95.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         2721      4.16%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          65461                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5611                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        25.630191                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      380.618779                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           5609     99.96%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::27648-28671            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5611                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5611                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.319373                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.223479                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        2.351913                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-17            2643     47.10%     47.10% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18-19            2820     50.26%     97.36% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-21              52      0.93%     98.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22-23              28      0.50%     98.79% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-25              21      0.37%     99.16% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::26-27               8      0.14%     99.30% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-29               6      0.11%     99.41% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::30-31               9      0.16%     99.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-33               4      0.07%     99.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::34-35               6      0.11%     99.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-37               5      0.09%     99.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-41               1      0.02%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::42-43               3      0.05%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-45               2      0.04%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::70-71               1      0.02%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-73               1      0.02%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::90-91               1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5611                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     1538291500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                4234991500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    719120000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       10695.65                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29445.65                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          25.38                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          17.15                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       25.40                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       17.16                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.33                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.20                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.13                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        19.56                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     110801                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     64737                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   77.04                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  66.60                       # Row buffer hit rate for writes
-system.physmem.avgGap                      1503822.69                       # Average gap between requests
-system.physmem.pageHitRate                      72.83                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  249185160                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  135964125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 559455000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                312906240                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            23685164880                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            47417547600                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           175983265500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             248343488505                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              684.841129                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   292457177000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     12108980000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     58063198250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  245586600                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  134000625                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 562138200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                316684080                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            23685164880                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            46768401675                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           176552684250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             248264660310                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              684.623774                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   293406599500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     12108980000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     57113763250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               131880511                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          98032974                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           5909980                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             68420287                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                60518878                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             88.451658                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 9982385                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              18500                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         3889648                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            3881527                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             8121                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        53795                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  548                       # Number of system calls
-system.cpu.numCycles                        725263657                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   506579366                       # Number of instructions committed
-system.cpu.committedOps                     548692589                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      12911806                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.431688                       # CPI: cycles per instruction
-system.cpu.ipc                               0.698476                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               375609862     68.46%     68.46% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 339219      0.06%     68.52% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                3      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.52% # Class of committed instruction
-system.cpu.op_class_0::MemRead              115883283     21.12%     89.64% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              56860222     10.36%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                548692589                       # Class of committed instruction
-system.cpu.tickCycles                       688919604                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        36344053                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements           1141477                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4070.722142                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           170992714                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           1145573                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            149.263918                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        4896334500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4070.722142                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993829                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993829                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          553                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         3497                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         346245015                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        346245015                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    114475063                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       114475063                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     53537828                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       53537828                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         2741                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          2741                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data      1488541                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total      1488541                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     168012891                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        168012891                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    168015632                       # number of overall hits
-system.cpu.dcache.overall_hits::total       168015632                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       855770                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        855770                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       701221                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       701221                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data           16                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total           16                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data      1556991                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        1556991                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      1557007                       # number of overall misses
-system.cpu.dcache.overall_misses::total       1557007                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  14058873500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  14058873500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  21921294000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  21921294000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  35980167500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  35980167500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  35980167500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  35980167500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    115330833                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    115330833                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         2757                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         2757                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1488541                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total      1488541                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    169569882                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    169569882                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    169572639                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    169572639                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007420                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.007420                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.012928                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.012928                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.005803                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.005803                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.009182                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.009182                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.009182                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.009182                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16428.331795                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 16428.331795                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31261.605115                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 31261.605115                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23108.783224                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23108.783224                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23108.545755                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23108.545755                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      1069336                       # number of writebacks
-system.cpu.dcache.writebacks::total           1069336                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        66650                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        66650                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       344781                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       344781                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       411431                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       411431                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       411431                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       411431                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       789120                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       789120                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       356440                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       356440                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           13                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total           13                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      1145560                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      1145560                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      1145573                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      1145573                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  12372328000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  12372328000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  11135047500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  11135047500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1042000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1042000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23507375500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  23507375500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23508417500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  23508417500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006842                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006842                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006572                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006572                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.004715                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004715                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006756                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.006756                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006756                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.006756                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15678.639497                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15678.639497                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31239.612558                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31239.612558                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 80153.846154                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80153.846154                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20520.422763                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 20520.422763                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20521.099485                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 20521.099485                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             18130                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1186.413401                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           198770599                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             20001                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           9938.033048                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1186.413401                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.579303                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.579303                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1871                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          312                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1397                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.913574                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         397601201                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        397601201                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    198770599                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       198770599                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     198770599                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        198770599                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    198770599                       # number of overall hits
-system.cpu.icache.overall_hits::total       198770599                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        20001                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         20001                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        20001                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          20001                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        20001                       # number of overall misses
-system.cpu.icache.overall_misses::total         20001                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    455038500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    455038500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    455038500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    455038500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    455038500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    455038500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    198790600                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    198790600                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    198790600                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    198790600                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    198790600                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    198790600                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000101                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000101                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000101                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000101                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000101                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000101                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22750.787461                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 22750.787461                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 22750.787461                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 22750.787461                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 22750.787461                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 22750.787461                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        18130                       # number of writebacks
-system.cpu.icache.writebacks::total             18130                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20001                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        20001                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        20001                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        20001                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        20001                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        20001                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    435037500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    435037500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    435037500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    435037500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    435037500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    435037500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000101                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000101                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000101                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000101                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000101                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000101                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21750.787461                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21750.787461                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21750.787461                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 21750.787461                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21750.787461                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 21750.787461                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           112376                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        27628.930561                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1772118                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           143588                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            12.341686                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     163251686000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 23500.584340                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   308.787313                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  3819.558908                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.717181                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.009423                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.116564                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.843168                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        31212                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         4939                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        25849                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.952515                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         19061751                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        19061751                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      1069336                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      1069336                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        17893                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        17893                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       255742                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       255742                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        17196                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        17196                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       748691                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       748691                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        17196                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      1004433                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         1021629                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        17196                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      1004433                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        1021629                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       100949                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       100949                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2805                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2805                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        40191                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        40191                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2805                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       141140                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        143945                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2805                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       141140                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       143945                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   7917540500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   7917540500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    223778500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    223778500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   3305085000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   3305085000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    223778500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  11222625500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  11446404000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    223778500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  11222625500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  11446404000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      1069336                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      1069336                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        17893                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        17893                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       356691                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       356691                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        20001                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        20001                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       788882                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       788882                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        20001                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      1145573                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      1165574                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        20001                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      1145573                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      1165574                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.283015                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.283015                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.140243                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.140243                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.050947                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.050947                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.140243                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.123205                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.123497                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.140243                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.123205                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.123497                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78431.093919                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78431.093919                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79778.431373                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79778.431373                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82234.455475                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82234.455475                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79778.431373                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79514.138444                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 79519.288617                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79778.431373                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79514.138444                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 79519.288617                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        97210                       # number of writebacks
-system.cpu.l2cache.writebacks::total            97210                       # number of writebacks
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           14                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           14                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           14                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           15                       # number of overall MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       100949                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       100949                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2804                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2804                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        40177                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        40177                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2804                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       141126                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       143930                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2804                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       141126                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       143930                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   6908050500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6908050500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    195670500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    195670500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2902356000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2902356000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    195670500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   9810406500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  10006077000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    195670500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   9810406500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  10006077000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.283015                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.283015                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.140193                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.140193                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.050929                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.050929                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.140193                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.123192                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.123484                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.140193                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.123192                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.123484                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68431.093919                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68431.093919                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69782.631954                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69782.631954                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72239.241357                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72239.241357                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69782.631954                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69515.231070                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69520.440492                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69782.631954                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69515.231070                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69520.440492                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      2325181                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      1159677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         4997                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2608                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2605                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        808883                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      1166546                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        18130                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        87307                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       356691                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       356691                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        20001                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       788882                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        58132                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      3432623                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           3490755                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      2440384                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    141754176                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          144194560                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      112376                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1277950                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.006008                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.077309                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1270275     99.40%     99.40% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               7672      0.60%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  3      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1277950                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     2250056500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.6                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      30027947                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1718367983                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              42981                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        97210                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            12558                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            100949                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           100949                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         42981                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       397628                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 397628                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     15432960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                15432960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            253698                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  253698    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              253698                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           685564500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          763995250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
index 8dfa33132..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
@@ -1,1238 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.232865                       # Number of seconds simulated
-sim_ticks                                232864525000                       # Number of ticks simulated
-final_tick                               232864525000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 163970                       # Simulator instruction rate (inst/s)
-host_op_rate                                   177638                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               75574513                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 300240                       # Number of bytes of host memory used
-host_seconds                                  3081.26                       # Real time elapsed on the host
-sim_insts                                   505234934                       # Number of instructions simulated
-sim_ops                                     547348155                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            523840                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10146304                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher     16460800                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             27130944                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       523840                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          523840                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     18710656                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18710656                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               8185                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158536                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher       257200                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                423921                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          292354                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               292354                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              2249548                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             43571703                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher     70688311                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               116509563                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         2249548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            2249548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          80349963                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               80349963                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          80349963                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             2249548                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            43571703                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher     70688311                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              196859526                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        423921                       # Number of read requests accepted
-system.physmem.writeReqs                       292354                       # Number of write requests accepted
-system.physmem.readBursts                      423921                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     292354                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 26979136                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                    151808                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  18708352                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  27130944                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               18710656                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     2372                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       5                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               26585                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               25966                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               25309                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               32108                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               27451                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               28247                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               25115                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               24228                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               25496                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               25694                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              25307                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              26044                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              27396                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              26024                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              24983                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              25596                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               18605                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               18353                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               18036                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               17927                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               18566                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               18339                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               17904                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               17705                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               17878                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               17947                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              18182                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              18731                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              18803                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              18363                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              18474                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              18505                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    232864472500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  423921                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 292354                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    324214                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     49387                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     12801                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      8884                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      7277                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      6144                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      5194                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      4262                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      3284                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        56                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                       20                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                       12                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        8                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        6                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     7265                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     7749                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    12414                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    15014                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    16308                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    16940                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    17257                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    17623                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    17927                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    18097                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    18294                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    18577                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    18700                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    18855                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    19016                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    17657                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    17254                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    17136                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      128                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       57                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       27                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       322606                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      141.616907                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      99.575706                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     179.865264                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127         203481     63.07%     63.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        79249     24.57%     87.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        15283      4.74%     92.38% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         7278      2.26%     94.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         4895      1.52%     96.15% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         2519      0.78%     96.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1928      0.60%     97.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1485      0.46%     97.99% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         6488      2.01%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         322606                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         17068                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        24.693051                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      142.945620                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          17066     99.99%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::18432-19455            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           17068                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         17068                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.126670                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.068877                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.479655                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               9203     53.92%     53.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                342      2.00%     55.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18               5412     31.71%     87.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               1340      7.85%     95.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                381      2.23%     97.72% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                185      1.08%     98.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 84      0.49%     99.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                 48      0.28%     99.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                 28      0.16%     99.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                 13      0.08%     99.81% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::26                  9      0.05%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::27                  6      0.04%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28                  6      0.04%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::29                  3      0.02%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::30                  3      0.02%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32                  1      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::33                  1      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::34                  1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::35                  1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::51                  1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           17068                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     8669198966                       # Total ticks spent queuing
-system.physmem.totMemAccLat               16573242716                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   2107745000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       20565.10                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  39315.10                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         115.86                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          80.34                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      116.51                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       80.35                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.53                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.91                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.63                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.12                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        21.66                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     306141                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     85116                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   72.62                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  29.11                       # Row buffer hit rate for writes
-system.physmem.avgGap                       325104.84                       # Average gap between requests
-system.physmem.pageHitRate                      54.81                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 1231478640                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  671937750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1677023400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                942418800                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            15209503920                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            82038252060                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            67754804250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             169525418820                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              728.002962                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   112181922825                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      7775820000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    112906030175                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 1207422720                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  658812000                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1610934000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                951801840                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            15209503920                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            78953270130                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            70460943000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             169052687610                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              725.972811                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   116702858630                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      7775820000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    108384997620                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               174583649                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         131051926                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           7234327                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             90400017                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                79003628                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             87.393377                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                12104831                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect             104507                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         4687804                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            4673781                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            14023                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        53864                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  548                       # Number of system calls
-system.cpu.numCycles                        465729051                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles            7627967                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      727492581                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   174583649                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           95782240                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     450186491                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                14522705                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                 4278                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles           141                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles        13015                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 235271545                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                 36405                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          465093244                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.693494                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.182412                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 95400849     20.51%     20.51% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                132044062     28.39%     48.90% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 57356261     12.33%     61.24% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                180292072     38.76%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            465093244                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.374861                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.562051                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 32522816                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             120066297                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 282921194                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              22809829                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                6773108                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             23856996                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                495879                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              710982293                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts              29095211                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                6773108                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 63338503                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                55962062                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles       40377047                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 273519607                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              25122917                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              682713266                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts              12851705                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents               9930975                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2510705                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                1794472                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                1920747                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           827509638                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            3000483863                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        718633951                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups                88                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             654095674                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                173413964                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts            1545834                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts        1536299                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  43818789                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            142365669                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            67523427                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          12892964                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         11349045                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  664768510                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded             2979350                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 608926727                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           5749477                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined       120399705                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    306541360                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved           1718                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     465093244                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.309257                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.101839                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           148683316     31.97%     31.97% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           100887288     21.69%     53.66% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           145497620     31.28%     84.94% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            63056493     13.56%     98.50% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             6967915      1.50%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                 612      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       465093244                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                71909518     53.13%     53.13% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                     30      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     53.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               44304480     32.74%     85.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite              19119642     14.13%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             412592470     67.76%     67.76% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               352106      0.06%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.82% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            133579374     21.94%     89.75% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            62402774     10.25%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              608926727                       # Type of FU issued
-system.cpu.iq.rate                           1.307470                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                   135333670                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.222250                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         1824029756                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         788176792                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    594203276                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                  89                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                 70                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              744260342                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                      55                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          7285470                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads     26482386                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        24610                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        29757                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores     10663207                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads       225824                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked         22615                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                6773108                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                22711376                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                916891                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           669240779                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             142365669                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             67523427                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts            1490808                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 256518                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                523375                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          29757                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        3591194                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      3743418                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              7334612                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             598426944                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             129087025                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          10499783                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                       1492919                       # number of nop insts executed
-system.cpu.iew.exec_refs                    190006687                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                131263664                       # Number of branches executed
-system.cpu.iew.exec_stores                   60919662                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.284925                       # Inst execution rate
-system.cpu.iew.wb_sent                      595449226                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     594203292                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 349565798                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 571378084                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.275856                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.611794                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       107129246                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls         2977632                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts           6746083                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    448430808                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.223582                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.891618                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    219662042     48.98%     48.98% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    116371870     25.95%     74.94% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     43476650      9.70%     84.63% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     23164070      5.17%     89.80% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     11528126      2.57%     92.37% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      7755918      1.73%     94.10% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      8275201      1.85%     95.94% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      4244089      0.95%     96.89% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     13952842      3.11%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    448430808                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            506578818                       # Number of instructions committed
-system.cpu.commit.committedOps              548692039                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      172743503                       # Number of memory references committed
-system.cpu.commit.loads                     115883283                       # Number of loads committed
-system.cpu.commit.membars                     1488542                       # Number of memory barriers committed
-system.cpu.commit.branches                  121552863                       # Number of branches committed
-system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 448447003                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              9757362                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        375609314     68.46%     68.46% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          339219      0.06%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.52% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       115883283     21.12%     89.64% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       56860220     10.36%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         548692039                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              13952842                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   1090292113                       # The number of ROB reads
-system.cpu.rob.rob_writes                  1328334369                       # The number of ROB writes
-system.cpu.timesIdled                           12786                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          635807                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   505234934                       # Number of Instructions Simulated
-system.cpu.committedOps                     547348155                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.921807                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.921807                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.084826                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.084826                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                610135542                       # number of integer regfile reads
-system.cpu.int_regfile_writes               327337405                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
-system.cpu.cc_regfile_reads                2166261838                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                376539611                       # number of cc regfile writes
-system.cpu.misc_regfile_reads               217603213                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                2977084                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           2817145                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.627957                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           168870791                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2817657                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             59.933055                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         500883000                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.627957                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999273                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999273                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         355267161                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        355267161                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    114168570                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       114168570                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     51722271                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       51722271                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         2788                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          2788                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data      1488560                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total      1488560                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     165890841                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        165890841                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    165893629                       # number of overall hits
-system.cpu.dcache.overall_hits::total       165893629                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      4837166                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       4837166                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      2516778                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      2516778                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data           12                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data           66                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data      7353944                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        7353944                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      7353956                       # number of overall misses
-system.cpu.dcache.overall_misses::total       7353956                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  57478265500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  57478265500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  18947607428                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  18947607428                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1052500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total      1052500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  76425872928                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  76425872928                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  76425872928                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  76425872928                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    119005736                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    119005736                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         2800                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         2800                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1488626                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total      1488626                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    173244785                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    173244785                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    173247585                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    173247585                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040646                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.040646                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046402                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.046402                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.004286                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.004286                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.042448                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.042448                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.042448                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.042448                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11882.632413                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 11882.632413                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  7528.517584                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total  7528.517584                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15946.969697                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15946.969697                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 10392.501347                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 10392.501347                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 10392.484389                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 10392.484389                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets       916660                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 5                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets          221191                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs     7.200000                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets     4.144201                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2817145                       # number of writebacks
-system.cpu.dcache.writebacks::total           2817145                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2539309                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      2539309                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1996958                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total      1996958                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           66                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total           66                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      4536267                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      4536267                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      4536267                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      4536267                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2297857                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      2297857                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       519820                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       519820                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           10                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2817677                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2817677                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2817687                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2817687                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  29541351500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  29541351500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4603156994                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   4603156994                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       669500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       669500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  34144508494                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  34144508494                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  34145177994                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  34145177994                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019309                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019309                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009584                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009584                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.003571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003571                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.016264                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.016264                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.016264                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.016264                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12856.044349                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12856.044349                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  8855.290281                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8855.290281                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        66950                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        66950                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12117.964016                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 12117.964016                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12118.158615                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 12118.158615                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             76528                       # number of replacements
-system.cpu.icache.tags.tagsinuse           466.435319                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           235186472                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             77040                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           3052.783904                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle      115558244500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   466.435319                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.911006                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.911006                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          262                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         470619957                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        470619957                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    235186472                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       235186472                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     235186472                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        235186472                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    235186472                       # number of overall hits
-system.cpu.icache.overall_hits::total       235186472                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        84972                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         84972                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        84972                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          84972                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        84972                       # number of overall misses
-system.cpu.icache.overall_misses::total         84972                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   1359599197                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   1359599197                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   1359599197                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   1359599197                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   1359599197                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   1359599197                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    235271444                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    235271444                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    235271444                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    235271444                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    235271444                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    235271444                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000361                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000361                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000361                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000361                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000361                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000361                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16000.555442                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 16000.555442                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 16000.555442                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 16000.555442                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 16000.555442                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 16000.555442                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs       161540                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets          362                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs              6762                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    23.889382                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    60.333333                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        76528                       # number of writebacks
-system.cpu.icache.writebacks::total             76528                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         7901                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         7901                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         7901                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         7901                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         7901                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         7901                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        77071                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        77071                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        77071                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        77071                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        77071                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        77071                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1127867788                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1127867788                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1127867788                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1127867788                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1127867788                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1127867788                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000328                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000328                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000328                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14634.139793                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14634.139793                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14634.139793                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 14634.139793                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14634.139793                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 14634.139793                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued      8513492                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified      8514887                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit          402                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage       743841                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements           395630                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        15127.357564                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3184940                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           411561                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.738683                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     169696310500                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 13778.300526                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data     0.000101                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher  1349.056936                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.840961                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.000000                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.082340                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.923301                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022         1053                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        14878                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2           34                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3          239                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4          778                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          204                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         4895                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         6342                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3283                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.064270                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.908081                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         94885258                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        94885258                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2350571                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2350571                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks       519224                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total       519224                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       516915                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       516915                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        68843                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        68843                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      2136682                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      2136682                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        68843                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2653597                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2722440                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        68843                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2653597                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2722440                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data           30                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total           30                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data         5096                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         5096                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         8194                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         8194                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       158964                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       158964                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         8194                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       164060                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        172254                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         8194                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       164060                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       172254                       # number of overall misses
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data        40500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total        40500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    484398500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    484398500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    596844000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    596844000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  12095410500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  12095410500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    596844000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  12579809000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  13176653000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    596844000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  12579809000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  13176653000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2350571                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2350571                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks       519224                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total       519224                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data           30                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total           30                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       522011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       522011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        77037                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        77037                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      2295646                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      2295646                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        77037                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2817657                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2894694                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        77037                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2817657                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2894694                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.009762                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.009762                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.106364                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.106364                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.069246                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.069246                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.106364                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.058226                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.059507                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.106364                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.058226                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.059507                       # miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data         1350                       # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total         1350                       # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 95054.650706                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 95054.650706                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 72839.150598                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 72839.150598                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 76088.991847                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 76088.991847                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72839.150598                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76678.099476                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 76495.483414                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72839.150598                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76678.099476                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 76495.483414                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.unused_prefetches             1977                       # number of HardPF blocks evicted w/o reference
-system.cpu.l2cache.writebacks::writebacks       292354                       # number of writebacks
-system.cpu.l2cache.writebacks::total           292354                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data         1396                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total         1396                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            9                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            9                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data         4126                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total         4126                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            9                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data         5522                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total         5531                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            9                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data         5522                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total         5531                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher       350840                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total       350840                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data           30                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total           30                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3700                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3700                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         8185                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         8185                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       154838                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       154838                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         8185                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158538                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       166723                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         8185                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158538                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher       350840                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       517563                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher  18642506693                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total  18642506693                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data       439500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       439500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    332568000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    332568000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    547176500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    547176500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  10861820000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  10861820000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    547176500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  11194388000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  11741564500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    547176500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  11194388000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher  18642506693                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  30384071193                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.007088                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.007088                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.106248                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.106248                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.067449                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.067449                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.106248                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.056266                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.057596                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.106248                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.056266                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.178797                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 53136.776573                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 53136.776573                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        14650                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        14650                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 89883.243243                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 89883.243243                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66851.130116                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66851.130116                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70149.575686                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70149.575686                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66851.130116                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70610.125017                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70425.583153                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66851.130116                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70610.125017                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 53136.776573                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 58706.034228                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      5788431                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2893715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests        23913                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops       261080                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops       244791                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops        16289                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       2372715                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2642925                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean       543102                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       266298                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq       392168                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFResp            1                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq           30                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp           30                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       522011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       522011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        77071                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      2295646                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       230634                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      8452520                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           8683154                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      9828032                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    360627392                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          370455424                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      950855                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      3845578                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.078356                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.284056                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            3560544     92.59%     92.59% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1             268745      6.99%     99.58% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2              16289      0.42%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        3845578                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     5787888505                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
-system.cpu.toL2Bus.snoopLayer0.occupancy         1506                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     115689827                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    4226522955                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.8                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             420223                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       292354                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            98859                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq               33                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3697                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3697                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        420224                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1239087                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1239087                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     45841536                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                45841536                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            815167                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  815167    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              815167                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          2211611288                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2242842427                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
index 99322fb1a..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.279361                       # Number of seconds simulated
-sim_ticks                                279360903000                       # Number of ticks simulated
-final_tick                               279360903000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 505182                       # Simulator instruction rate (inst/s)
-host_op_rate                                   547179                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              278590581                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 293956                       # Number of bytes of host memory used
-host_seconds                                  1002.77                       # Real time elapsed on the host
-sim_insts                                   506578818                       # Number of instructions simulated
-sim_ops                                     548692039                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        2066434344                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         422848347                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           2489282691                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   2066434344                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      2066434344                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      216066596                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         216066596                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          516608586                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          115590054                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             632198640                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          55727590                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             55727590                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7397006245                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1513627506                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              8910633751                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7397006245                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7397006245                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           773431764                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              773431764                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7397006245                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          2287059270                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total             9684065515                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  548                       # Number of system calls
-system.cpu.numCycles                        558721807                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   506578818                       # Number of instructions committed
-system.cpu.committedOps                     548692039                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             448447005                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
-system.cpu.num_func_calls                    19311615                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     90670594                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    448447005                       # number of integer instructions
-system.cpu.num_fp_insts                            16                       # number of float instructions
-system.cpu.num_int_register_reads           749023756                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          289993515                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           1634221880                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           344062197                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     172743505                       # number of memory refs
-system.cpu.num_load_insts                   115883283                       # Number of load instructions
-system.cpu.num_store_insts                   56860222                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               558721806.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         121552863                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 375609862     68.46%     68.46% # Class of executed instruction
-system.cpu.op_class::IntMult                   339219      0.06%     68.52% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  3      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::MemRead                115883283     21.12%     89.64% # Class of executed instruction
-system.cpu.op_class::MemWrite                56860222     10.36%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  548692589                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           630707528                       # Transaction distribution
-system.membus.trans_dist::ReadResp          632196069                       # Transaction distribution
-system.membus.trans_dist::WriteReq           54239049                       # Transaction distribution
-system.membus.trans_dist::WriteResp          54239049                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq              2571                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp             2571                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq       1488541                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq        1488541                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp       1488541                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1033217172                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    342635288                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             1375852460                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   2066434344                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    638914943                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              2705349287                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         687926230                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.750965                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.432454                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               171317644     24.90%     24.90% # Request fanout histogram
-system.membus.snoop_fanout::1               516608586     75.10%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           687926230                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
index 84569a240..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
@@ -1,658 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.708539                       # Number of seconds simulated
-sim_ticks                                708539449500                       # Number of ticks simulated
-final_tick                               708539449500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 973862                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1054649                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1366418821                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 273224                       # Number of bytes of host memory used
-host_seconds                                   518.54                       # Real time elapsed on the host
-sim_insts                                   504984064                       # Number of instructions simulated
-sim_ops                                     546875315                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            147392                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           8963904                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              9111296                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       147392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          147392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      6165120                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           6165120                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2303                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             140061                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                142364                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           96330                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                96330                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               208022                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             12651242                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                12859264                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          208022                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             208022                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           8701167                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                8701167                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           8701167                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              208022                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            12651242                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               21560431                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  548                       # Number of system calls
-system.cpu.numCycles                       1417078899                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   504984064                       # Number of instructions committed
-system.cpu.committedOps                     546875315                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             448447005                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
-system.cpu.num_func_calls                    19311615                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     90670594                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    448447005                       # number of integer instructions
-system.cpu.num_fp_insts                            16                       # number of float instructions
-system.cpu.num_int_register_reads           748339662                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          289993515                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           1984285070                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           344062197                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     172743505                       # number of memory refs
-system.cpu.num_load_insts                   115883283                       # Number of load instructions
-system.cpu.num_store_insts                   56860222                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               1417078898.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         121552863                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 375609862     68.46%     68.46% # Class of executed instruction
-system.cpu.op_class::IntMult                   339219      0.06%     68.52% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  3      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.52% # Class of executed instruction
-system.cpu.op_class::MemRead                115883283     21.12%     89.64% # Class of executed instruction
-system.cpu.op_class::MemWrite                56860222     10.36%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  548692589                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           1136276                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4065.261181                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           170177272                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           1140372                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            149.229613                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       11750119500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4065.261181                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.992495                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.992495                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          343                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         3546                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         343775660                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        343775660                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    113315079                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       113315079                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     53882541                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       53882541                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         2570                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          2570                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data      1488541                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total      1488541                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total      1488541                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     167197620                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        167197620                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    167200190                       # number of overall hits
-system.cpu.dcache.overall_hits::total       167200190                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       783863                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        783863                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       356508                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       356508                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data      1140371                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        1140371                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      1140372                       # number of overall misses
-system.cpu.dcache.overall_misses::total       1140372                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  12120585500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  12120585500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   9577302500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   9577302500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  21697888000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  21697888000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  21697888000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  21697888000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    114098942                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    114098942                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     54239049                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         2571                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         2571                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data      1488541                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total      1488541                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total      1488541                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    168337991                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    168337991                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    168340562                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    168340562                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006870                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.006870                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.006573                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.006573                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000389                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.000389                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.006774                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.006774                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.006774                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.006774                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15462.632501                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 15462.632501                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26864.200803                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 26864.200803                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 19027.042954                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 19027.042954                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 19027.026269                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 19027.026269                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      1065708                       # number of writebacks
-system.cpu.dcache.writebacks::total           1065708                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       783863                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       783863                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       356508                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       356508                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      1140371                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      1140371                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      1140372                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      1140372                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  11336722500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  11336722500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9220794500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   9220794500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  20557517000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  20557517000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  20557578000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  20557578000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006870                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006870                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006573                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006573                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000389                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000389                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006774                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.006774                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006774                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.006774                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14462.632501                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14462.632501                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25864.200803                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25864.200803                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18027.042954                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 18027.042954                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 18027.080637                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 18027.080637                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              9788                       # number of replacements
-system.cpu.icache.tags.tagsinuse           983.198764                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           516597066                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             11521                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          44839.602986                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   983.198764                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.480078                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.480078                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1733                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1402                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.846191                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1033228695                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1033228695                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    516597066                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       516597066                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     516597066                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        516597066                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    516597066                       # number of overall hits
-system.cpu.icache.overall_hits::total       516597066                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        11521                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         11521                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        11521                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          11521                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        11521                       # number of overall misses
-system.cpu.icache.overall_misses::total         11521                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    263211000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    263211000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    263211000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    263211000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    263211000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    263211000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    516608587                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    516608587                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    516608587                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    516608587                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    516608587                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    516608587                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22846.193907                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 22846.193907                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 22846.193907                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 22846.193907                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 22846.193907                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 22846.193907                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         9788                       # number of writebacks
-system.cpu.icache.writebacks::total              9788                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11521                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        11521                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        11521                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        11521                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        11521                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        11521                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    251690000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    251690000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    251690000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    251690000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    251690000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    251690000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21846.193907                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21846.193907                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21846.193907                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 21846.193907                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21846.193907                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 21846.193907                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           110394                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        27252.086651                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1747015                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           141582                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            12.339245                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     339115608000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 23375.830047                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   240.203585                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  3636.053019                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.713374                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.007330                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.110964                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.831668                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        31188                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         3657                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27176                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.951782                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         18853226                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        18853226                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      1065708                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      1065708                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         9751                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         9751                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       255720                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       255720                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         9218                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         9218                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       744591                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       744591                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         9218                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      1000311                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         1009529                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         9218                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      1000311                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        1009529                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       100788                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       100788                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2303                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2303                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        39273                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        39273                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2303                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       140061                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        142364                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2303                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       140061                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       142364                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   6000939500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   6000939500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    137232000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    137232000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   2339459000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   2339459000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    137232000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   8340398500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   8477630500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    137232000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   8340398500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   8477630500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      1065708                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      1065708                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         9751                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         9751                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       356508                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       356508                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        11521                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        11521                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       783864                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       783864                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        11521                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      1140372                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      1151893                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        11521                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      1140372                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      1151893                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.282709                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.282709                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.199896                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.199896                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.050102                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.050102                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.199896                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.122820                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.123591                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.199896                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.122820                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.123591                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59540.218082                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59540.218082                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59588.363005                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59588.363005                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59569.144196                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59569.144196                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59588.363005                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59548.328942                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59548.976567                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59588.363005                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59548.328942                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59548.976567                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        96330                       # number of writebacks
-system.cpu.l2cache.writebacks::total            96330                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            2                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       100788                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       100788                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2303                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2303                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        39273                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        39273                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2303                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       140061                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       142364                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2303                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       140061                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       142364                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4993059500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4993059500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    114202000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    114202000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1946729000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1946729000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    114202000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   6939788500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   7053990500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    114202000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   6939788500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   7053990500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.282709                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.282709                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.199896                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.199896                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.050102                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.050102                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.199896                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.122820                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.123591                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.199896                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.122820                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.123591                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49540.218082                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49540.218082                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49588.363005                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49588.363005                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49569.144196                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49569.144196                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49588.363005                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49548.328942                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49548.976567                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49588.363005                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49548.328942                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49548.976567                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      2297957                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      1146116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         3565                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2146                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2145                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        795385                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      1162038                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         9788                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        84632                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       356508                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       356508                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        11521                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       783864                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32830                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      3417020                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           3449850                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1363776                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    141189120                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          142552896                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      110394                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1262287                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.004566                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.067432                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1256524     99.54%     99.54% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               5762      0.46%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  1      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1262287                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     2224474500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      17281500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1710558000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              41576                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        96330                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            11920                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            100788                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           100788                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         41576                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       392978                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 392978                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     15276416                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                15276416                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            250615                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  250615    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              250615                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           644476328                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          711820000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
index 644125e9d..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
@@ -1,1053 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.481958                       # Number of seconds simulated
-sim_ticks                                481957625500                       # Number of ticks simulated
-final_tick                               481957625500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 100765                       # Simulator instruction rate (inst/s)
-host_op_rate                                   186466                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               58734658                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 318636                       # Number of bytes of host memory used
-host_seconds                                  8205.68                       # Real time elapsed on the host
-sim_insts                                   826847303                       # Number of instructions simulated
-sim_ops                                    1530082520                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            154624                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          24604096                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             24758720                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       154624                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          154624                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     18874880                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18874880                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2416                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             384439                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                386855                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          294920                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               294920                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               320825                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             51050330                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                51371155                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          320825                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             320825                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          39162945                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               39162945                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          39162945                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              320825                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            51050330                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               90534100                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        386855                       # Number of read requests accepted
-system.physmem.writeReqs                       294920                       # Number of write requests accepted
-system.physmem.readBursts                      386855                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     294920                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 24737792                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     20928                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  18873280                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  24758720                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               18874880                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      327                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               24516                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               26460                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               24685                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               24442                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               23203                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               23588                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               24636                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               24397                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               23786                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               23509                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              24817                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              23975                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              23290                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              22963                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              23965                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              24296                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               18881                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               19925                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               19022                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               18969                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               18086                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               18421                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               19142                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               19085                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               18675                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               17903                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              18899                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              17761                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              17398                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              16983                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              17797                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              17948                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    481957508500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  386855                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 294920                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    381052                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      5169                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       278                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                        23                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         4                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     6623                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     7003                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    16980                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    17478                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    17588                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    17593                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    17583                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    17584                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    17617                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    17604                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    17655                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    17615                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    17685                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    17703                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    17675                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    17789                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    17559                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    17489                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       33                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       16                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       10                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       150272                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      290.205707                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     171.657717                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     319.431199                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          56562     37.64%     37.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        41303     27.49%     65.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        13716      9.13%     74.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         7600      5.06%     79.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         5568      3.71%     83.02% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         3790      2.52%     85.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         2987      1.99%     87.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         2640      1.76%     89.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        16106     10.72%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         150272                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         17470                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        22.124900                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      243.906372                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          17461     99.95%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            5      0.03%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-4095            2      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::29696-30719            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           17470                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         17470                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.880080                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.823698                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        2.084974                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19           17271     98.86%     98.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             152      0.87%     99.73% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              24      0.14%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31               6      0.03%     99.90% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35               3      0.02%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39               4      0.02%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43               4      0.02%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47               1      0.01%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51               1      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               1      0.01%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63               1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-211             1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           17470                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     4249579000                       # Total ticks spent queuing
-system.physmem.totMemAccLat               11496979000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1932640000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       10994.23                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29744.23                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          51.33                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          39.16                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       51.37                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       39.16                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.71                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.40                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.31                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        20.94                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     315674                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    215465                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.67                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.06                       # Row buffer hit rate for writes
-system.physmem.avgGap                       706915.78                       # Average gap between requests
-system.physmem.pageHitRate                      77.94                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  581999040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  317559000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1528152600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                981784800                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            31478846880                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            70268579415                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           227533024500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             332689946235                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              690.294629                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   377929772750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     16093480000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     87930818250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  553777560                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  302160375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1486375800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                928823760                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            31478846880                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            68021430795                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           229504207500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             332275622670                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              689.434954                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   381228600750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     16093480000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     84631916750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               297786504                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         297786504                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          23596621                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            229702188                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                40293529                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect            4405587                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups       229702188                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits          119907455                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses        109794733                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted     11576014                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  551                       # Number of system calls
-system.cpu.numCycles                        963915252                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles          229572933                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                     1587362959                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   297786504                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          160200984                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     709710694                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                48100941                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                       1387                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                31814                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles        398605                       # Number of stall cycles due to pending traps
-system.cpu.fetch.PendingQuiesceStallCycles         6640                       # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 216353847                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes               6306355                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes                       6                       # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples          963772561                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.083618                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.495232                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                472321182     49.01%     49.01% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 36440853      3.78%     52.79% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 36199829      3.76%     56.54% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 33073350      3.43%     59.98% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                 28557183      2.96%     62.94% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                 29987754      3.11%     66.05% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                 40189317      4.17%     70.22% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                 37482048      3.89%     74.11% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                249521045     25.89%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            963772561                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.308934                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.646787                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                165558629                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             380809572                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 312283336                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              81070554                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles               24050470                       # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts             2743818074                       # Number of instructions handled by decode
-system.cpu.rename.SquashCycles               24050470                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                201592178                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles               193949048                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          12373                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 351358358                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles             192810134                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts             2626442761                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                758361                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents              120779385                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents               21914925                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents               41340162                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands          2707324732                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            6591643908                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       4206582921                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups           2532048                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps            1616961572                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps               1090363160                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                921                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            827                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                 369363812                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            608309859                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           244105032                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads         253215291                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         76456984                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                 2419527437                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded              123521                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                1999245990                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           3630215                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined       889568438                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined   1509945066                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved         122969                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     963772561                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.074396                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.106547                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           335335755     34.79%     34.79% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           135420425     14.05%     48.85% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           129949182     13.48%     62.33% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3           118520110     12.30%     74.63% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            97996233     10.17%     84.79% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            67311922      6.98%     91.78% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6            45709014      4.74%     96.52% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7            22671115      2.35%     98.87% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8            10858805      1.13%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       963772561                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                11256438     43.50%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               11830784     45.72%     89.22% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               2789302     10.78%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass           2910372      0.15%      0.15% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu            1333563815     66.70%     66.85% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               358658      0.02%     66.87% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv               4798558      0.24%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                  10      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.11% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            471264290     23.57%     90.68% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           186350287      9.32%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total             1999245990                       # Type of FU issued
-system.cpu.iq.rate                           2.074089                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    25876524                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.012943                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         4990508159                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes        3305732748                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses   1923901013                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads             1263121                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            4059650                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses       238029                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses             2021668252                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                  543890                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads        179792885                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads    224226629                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses       339387                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation       641597                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores     94946837                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads        32049                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked           734                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles               24050470                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles               144665099                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles               6487735                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts          2419650958                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts           1303031                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             608309942                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            244105032                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts              42573                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                1493780                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents               4140484                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents         641597                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        8724662                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect     20631512                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts             29356174                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts            1945805936                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             456837338                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          53440054                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                             0                       # number of nop insts executed
-system.cpu.iew.exec_refs                    635668777                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                185171662                       # Number of branches executed
-system.cpu.iew.exec_stores                  178831439                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.018648                       # Inst execution rate
-system.cpu.iew.wb_sent                     1934669445                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                    1924139042                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                1457092334                       # num instructions producing a value
-system.cpu.iew.wb_consumers                2203939353                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.996170                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.661131                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       889643735                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             552                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts          23627115                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    831081217                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.841075                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.465971                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    351390819     42.28%     42.28% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    184611364     22.21%     64.49% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     57978208      6.98%     71.47% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     87188862     10.49%     81.96% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     30418140      3.66%     85.62% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5     26591078      3.20%     88.82% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6     10434720      1.26%     90.08% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      9032324      1.09%     91.16% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     73435702      8.84%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    831081217                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            826847303                       # Number of instructions committed
-system.cpu.commit.committedOps             1530082520                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      533241508                       # Number of memory references committed
-system.cpu.commit.loads                     384083313                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                  149981740                       # Number of branches committed
-system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                1527470225                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             17673145                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      2048202      0.13%      0.13% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        989691028     64.68%     64.82% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          306834      0.02%     64.84% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv          4794948      0.31%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.15% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       384083313     25.10%     90.25% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite      149158195      9.75%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total        1530082520                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              73435702                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   3177371770                       # The number of ROB reads
-system.cpu.rob.rob_writes                  4973814894                       # The number of ROB writes
-system.cpu.timesIdled                            2014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          142691                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   826847303                       # Number of Instructions Simulated
-system.cpu.committedOps                    1530082520                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               1.165772                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         1.165772                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.857801                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.857801                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               2928585667                       # number of integer regfile reads
-system.cpu.int_regfile_writes              1576867903                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                    239177                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                        8                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 617820038                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                419954937                       # number of cc regfile writes
-system.cpu.misc_regfile_reads              1064369445                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           2545945                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4088.303608                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           421067815                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2550041                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            165.121978                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1812560500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4088.303608                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.998121                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.998121                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          634                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         3418                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         851394195                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        851394195                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    272697526                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       272697526                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    148366944                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      148366944                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     421064470                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        421064470                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    421064470                       # number of overall hits
-system.cpu.dcache.overall_hits::total       421064470                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      2566340                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       2566340                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       791267                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       791267                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      3357607                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        3357607                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      3357607                       # number of overall misses
-system.cpu.dcache.overall_misses::total       3357607                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  57037182000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  57037182000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  24501570500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  24501570500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  81538752500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  81538752500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  81538752500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  81538752500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    275263866                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    275263866                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    149158211                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    149158211                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    424422077                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    424422077                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    424422077                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    424422077                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009323                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.009323                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005305                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.005305                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.007911                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.007911                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.007911                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.007911                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22225.107351                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 22225.107351                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30964.984639                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 30964.984639                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 24284.781542                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 24284.781542                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 24284.781542                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 24284.781542                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs         8528                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets         1295                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               875                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets              14                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.746286                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    92.500000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2337968                       # number of writebacks
-system.cpu.dcache.writebacks::total           2337968                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       800154                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       800154                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         5753                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         5753                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       805907                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       805907                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       805907                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       805907                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1766186                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1766186                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       785514                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       785514                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2551700                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2551700                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2551700                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2551700                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  33673145000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  33673145000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23618473500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  23618473500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  57291618500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  57291618500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  57291618500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  57291618500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006416                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006416                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.006012                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.006012                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.006012                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.006012                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19065.457998                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19065.457998                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30067.539853                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30067.539853                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22452.333150                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22452.333150                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22452.333150                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22452.333150                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              4014                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1083.903563                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           216343916                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              5738                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          37703.714883                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1083.903563                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.529250                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.529250                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1724                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1566                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         432715084                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        432715084                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    216344175                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       216344175                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     216344175                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        216344175                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    216344175                       # number of overall hits
-system.cpu.icache.overall_hits::total       216344175                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         9672                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          9672                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         9672                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           9672                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         9672                       # number of overall misses
-system.cpu.icache.overall_misses::total          9672                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    343660500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    343660500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    343660500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    343660500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    343660500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    343660500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    216353847                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    216353847                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    216353847                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    216353847                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    216353847                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    216353847                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000045                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000045                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000045                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35531.482630                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 35531.482630                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 35531.482630                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 35531.482630                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 35531.482630                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 35531.482630                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    43.500000                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         4014                       # number of writebacks
-system.cpu.icache.writebacks::total              4014                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2282                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         2282                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         2282                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         2282                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         2282                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         2282                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7390                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         7390                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         7390                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         7390                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         7390                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         7390                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    243725000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    243725000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    243725000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    243725000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    243725000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    243725000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000034                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 32980.378890                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32980.378890                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 32980.378890                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 32980.378890                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 32980.378890                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 32980.378890                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           355161                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        29604.694298                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3909300                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           387527                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            10.087813                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     233930910500                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 20962.660906                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   196.060575                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  8445.972818                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.639730                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.005983                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.257751                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.903464                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32366                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        11314                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        20752                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.987732                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         41979246                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        41979246                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2337968                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2337968                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         3923                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         3923                       # number of WritebackClean hits
-system.cpu.l2cache.UpgradeReq_hits::cpu.data          317                       # number of UpgradeReq hits
-system.cpu.l2cache.UpgradeReq_hits::total          317                       # number of UpgradeReq hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       577397                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       577397                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         3252                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         3252                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1588195                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1588195                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         3252                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2165592                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2168844                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         3252                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2165592                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2168844                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data         1342                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total         1342                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data       206686                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       206686                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2416                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2416                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       177763                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       177763                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2416                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       384449                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        386865                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2416                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       384449                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       386865                       # number of overall misses
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data      2044500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total      2044500                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  16338042000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  16338042000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    195535500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    195535500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  14302139500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  14302139500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    195535500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  30640181500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  30835717000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    195535500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  30640181500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  30835717000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2337968                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2337968                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         3923                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         3923                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data         1659                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total         1659                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       784083                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       784083                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         5668                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         5668                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1765958                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1765958                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         5668                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2550041                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2555709                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         5668                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2550041                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2555709                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.808921                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total     0.808921                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.263602                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.263602                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.426253                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.426253                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.100661                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.100661                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.426253                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.150762                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.151373                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.426253                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.150762                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.151373                       # miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data  1523.472429                       # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total  1523.472429                       # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79047.647156                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79047.647156                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 80933.567881                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 80933.567881                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80456.222611                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80456.222611                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80933.567881                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79698.949666                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 79706.659946                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80933.567881                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79698.949666                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 79706.659946                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       294920                       # number of writebacks
-system.cpu.l2cache.writebacks::total           294920                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            9                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            9                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data         1342                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total         1342                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206686                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       206686                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2416                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2416                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       177763                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       177763                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2416                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       384449                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       386865                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2416                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       384449                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       386865                       # number of overall MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     25553999                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total     25553999                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  14271182000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  14271182000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    171375500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    171375500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  12524509500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  12524509500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    171375500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  26795691500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  26967067000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    171375500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  26795691500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  26967067000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.808921                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.808921                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.263602                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.263602                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.426253                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.426253                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.100661                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.100661                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.426253                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.150762                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.151373                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.426253                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.150762                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.151373                       # mshr miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 19041.728018                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19041.728018                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69047.647156                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69047.647156                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70933.567881                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70933.567881                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70456.222611                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70456.222611                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70933.567881                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69698.949666                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69706.659946                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70933.567881                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69698.949666                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69706.659946                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      5109049                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2551690                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         8246                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2834                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2829                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       1773348                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2632888                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         4014                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       268218                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq         1659                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp         1659                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       784083                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       784083                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         7390                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1765958                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        17072                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7649345                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           7666417                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       619648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    312832576                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          313452224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      356883                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2914251                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.004390                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.066139                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2901462     99.56%     99.56% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1              12784      0.44%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  5      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2914251                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4896549913                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      11087994                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3825891006                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             180179                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       294920                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            57436                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq             1352                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            206676                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           206676                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        180179                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1127418                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total      1127418                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1127418                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43633600                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total     43633600                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                43633600                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            740563                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  740563    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              740563                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          1999132580                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2047220500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
index 0e4a177c3..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
@@ -1,127 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.885773                       # Number of seconds simulated
-sim_ticks                                885772926000                       # Number of ticks simulated
-final_tick                               885772926000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 376226                       # Simulator instruction rate (inst/s)
-host_op_rate                                   696207                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              403037674                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 304140                       # Number of bytes of host memory used
-host_seconds                                  2197.74                       # Real time elapsed on the host
-sim_insts                                   826847304                       # Number of instructions simulated
-sim_ops                                    1530082521                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        8546485088                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        2285527276                       # Number of bytes read from this memory
-system.physmem.bytes_read::total          10832012364                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   8546485088                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      8546485088                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      991837474                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         991837474                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst         1068310636                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          384083342                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            1452393978                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         149158211                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            149158211                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           9648618554                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2580263190                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             12228881744                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      9648618554                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         9648618554                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1119742368                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1119742368                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          9648618554                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3700005559                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13348624112                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  551                       # Number of system calls
-system.cpu.numCycles                       1771545853                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   826847304                       # Number of instructions committed
-system.cpu.committedOps                    1530082521                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1527470226                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                    35346287                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     92881952                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1527470226                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads          3298246119                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1240060586                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            562449682                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           376900986                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     533241508                       # number of memory refs
-system.cpu.num_load_insts                   384083313                       # Number of load instructions
-system.cpu.num_store_insts                  149158195                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               1771545852.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         149981740                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               2048202      0.13%      0.13% # Class of executed instruction
-system.cpu.op_class::IntAlu                 989691029     64.68%     64.82% # Class of executed instruction
-system.cpu.op_class::IntMult                   306834      0.02%     64.84% # Class of executed instruction
-system.cpu.op_class::IntDiv                   4794948      0.31%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::MemRead                384083313     25.10%     90.25% # Class of executed instruction
-system.cpu.op_class::MemWrite               149158195      9.75%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1530082521                       # Class of executed instruction
-system.membus.trans_dist::ReadReq          1452393978                       # Transaction distribution
-system.membus.trans_dist::ReadResp         1452393978                       # Transaction distribution
-system.membus.trans_dist::WriteReq          149158211                       # Transaction distribution
-system.membus.trans_dist::WriteResp         149158211                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   2136621272                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::total   2136621272                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port   1066483106                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::total   1066483106                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             3203104378                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   8546485088                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::total   8546485088                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   3277364750                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::total   3277364750                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total             11823849838                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        1601552189                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.667047                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.471270                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               533241553     33.30%     33.30% # Request fanout histogram
-system.membus.snoop_fanout::1              1068310636     66.70%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          1601552189                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
index e69329d5f..e69de29bb 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
@@ -1,521 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.650501                       # Number of seconds simulated
-sim_ticks                                1650501252500                       # Number of ticks simulated
-final_tick                               1650501252500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 691787                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1280153                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1380901785                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 282548                       # Number of bytes of host memory used
-host_seconds                                  1195.23                       # Real time elapsed on the host
-sim_insts                                   826847304                       # Number of instructions simulated
-sim_ops                                    1530082521                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            115776                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          24258944                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             24374720                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       115776                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          115776                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     18765248                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18765248                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               1809                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             379046                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                380855                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          293207                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               293207                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                70146                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             14697925                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                14768071                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           70146                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              70146                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          11369424                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               11369424                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          11369424                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               70146                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            14697925                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               26137495                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  551                       # Number of system calls
-system.cpu.numCycles                       3301002505                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   826847304                       # Number of instructions committed
-system.cpu.committedOps                    1530082521                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1527470226                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                    35346287                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     92881952                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1527470226                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads          3298246119                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1240060586                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            562449682                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           376900986                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     533241508                       # number of memory refs
-system.cpu.num_load_insts                   384083313                       # Number of load instructions
-system.cpu.num_store_insts                  149158195                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               3301002504.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         149981740                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               2048202      0.13%      0.13% # Class of executed instruction
-system.cpu.op_class::IntAlu                 989691029     64.68%     64.82% # Class of executed instruction
-system.cpu.op_class::IntMult                   306834      0.02%     64.84% # Class of executed instruction
-system.cpu.op_class::IntDiv                   4794948      0.31%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.15% # Class of executed instruction
-system.cpu.op_class::MemRead                384083313     25.10%     90.25% # Class of executed instruction
-system.cpu.op_class::MemWrite               149158195      9.75%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1530082521                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           2517016                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4086.386474                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           530720441                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2521112                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            210.510458                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        8246025500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4086.386474                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997653                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997653                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         4038                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1069004218                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1069004218                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    382353600                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       382353600                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    148366841                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      148366841                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     530720441                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        530720441                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    530720441                       # number of overall hits
-system.cpu.dcache.overall_hits::total       530720441                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1729742                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1729742                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       791370                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       791370                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      2521112                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        2521112                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      2521112                       # number of overall misses
-system.cpu.dcache.overall_misses::total       2521112                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  30948499500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  30948499500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  20399257500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  20399257500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  51347757000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  51347757000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  51347757000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  51347757000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    384083342                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    384083342                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    149158211                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    149158211                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    533241553                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    533241553                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    533241553                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    533241553                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004504                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.004504                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005306                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.005306                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.004728                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.004728                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.004728                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.004728                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17891.974352                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 17891.974352                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25777.142803                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 25777.142803                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 20367.106658                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 20367.106658                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 20367.106658                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 20367.106658                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2325221                       # number of writebacks
-system.cpu.dcache.writebacks::total           2325221                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1729742                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1729742                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       791370                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       791370                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2521112                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2521112                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2521112                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2521112                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  29218757500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  29218757500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19607887500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  19607887500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  48826645000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  48826645000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  48826645000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  48826645000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004504                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004504                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005306                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.004728                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.004728                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.004728                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.004728                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16891.974352                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16891.974352                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24777.142803                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24777.142803                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19367.106658                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 19367.106658                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19367.106658                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 19367.106658                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              1253                       # number of replacements
-system.cpu.icache.tags.tagsinuse           881.361687                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs          1068307822                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              2814                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          379640.306326                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   881.361687                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.430352                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.430352                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1561                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1507                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.762207                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        2136624086                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       2136624086                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst   1068307822                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total      1068307822                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst    1068307822                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total       1068307822                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst   1068307822                       # number of overall hits
-system.cpu.icache.overall_hits::total      1068307822                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         2814                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          2814                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         2814                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           2814                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         2814                       # number of overall misses
-system.cpu.icache.overall_misses::total          2814                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    125255000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    125255000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    125255000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    125255000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    125255000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    125255000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst   1068310636                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total   1068310636                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst   1068310636                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total   1068310636                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst   1068310636                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total   1068310636                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000003                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000003                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000003                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 44511.371713                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 44511.371713                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 44511.371713                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 44511.371713                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 44511.371713                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 44511.371713                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         1253                       # number of writebacks
-system.cpu.icache.writebacks::total              1253                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2814                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         2814                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         2814                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         2814                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         2814                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         2814                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    122441000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    122441000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    122441000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    122441000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    122441000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    122441000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000003                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43511.371713                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43511.371713                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43511.371713                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 43511.371713                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43511.371713                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 43511.371713                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           348438                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        29288.734166                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3851952                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           380798                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            10.115473                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     756996028500                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 20940.857984                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   131.259734                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  8216.616448                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.639064                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.004006                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.250751                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.893821                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32360                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         8220                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        24060                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         41509728                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        41509728                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      2325221                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      2325221                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         1253                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         1253                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       585014                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       585014                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         1005                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         1005                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1557052                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1557052                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         1005                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2142066                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2143071                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         1005                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2142066                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2143071                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       206356                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       206356                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1809                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         1809                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       172690                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       172690                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         1809                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       379046                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        380855                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         1809                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       379046                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       380855                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  12278185500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  12278185500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    107656000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    107656000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  10275095500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  10275095500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    107656000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  22553281000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  22660937000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    107656000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  22553281000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  22660937000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      2325221                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      2325221                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         1253                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         1253                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       791370                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       791370                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         2814                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         2814                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1729742                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1729742                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         2814                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2521112                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2523926                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         2814                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2521112                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2523926                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.260758                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.260758                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.642857                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.642857                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.099836                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.099836                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.642857                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.150349                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.150898                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.642857                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.150349                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.150898                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.016961                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.016961                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59511.332228                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59511.332228                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59500.234524                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59500.234524                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59511.332228                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59500.116081                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59500.169356                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59511.332228                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59500.116081                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59500.169356                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       293208                       # number of writebacks
-system.cpu.l2cache.writebacks::total           293208                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            6                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            6                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206356                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       206356                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1809                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1809                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       172690                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       172690                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         1809                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       379046                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       380855                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         1809                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       379046                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       380855                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  10214625500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  10214625500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     89566000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     89566000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   8548195500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   8548195500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     89566000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  18762821000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  18852387000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     89566000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  18762821000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  18852387000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.260758                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.260758                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.642857                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.642857                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.099836                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.099836                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.642857                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.150349                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.150898                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.642857                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.150349                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.150898                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.016961                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.016961                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49511.332228                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49511.332228                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49500.234524                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49500.234524                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49511.332228                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49500.116081                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.169356                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49511.332228                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49500.116081                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.169356                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      5042195                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2518269                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1729                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1729                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       1732556                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      2618429                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         1253                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       247025                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       791370                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       791370                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         2814                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1729742                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         6881                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7559240                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           7566121                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       260288                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    310165312                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          310425600                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      348438                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2872364                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000602                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.024527                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2870635     99.94%     99.94% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1729      0.06%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2872364                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4847571500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       4221000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    3781668000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             174499                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       293207                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            53507                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            206356                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           206356                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        174499                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1108424                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total      1108424                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1108424                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43139968                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total     43139968                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                43139968                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            727569                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  727569    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              727569                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          1900428000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1904275000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
index 2db84b627..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,762 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.223533                       # Number of seconds simulated
-sim_ticks                                223532962500                       # Number of ticks simulated
-final_tick                               223532962500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 349202                       # Simulator instruction rate (inst/s)
-host_op_rate                                   349202                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              195799110                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 258576                       # Number of bytes of host memory used
-host_seconds                                  1141.64                       # Real time elapsed on the host
-sim_insts                                   398664665                       # Number of instructions simulated
-sim_ops                                     398664665                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            249088                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            254592                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               503680                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       249088                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          249088                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3892                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3978                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7870                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1114323                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1138946                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2253269                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1114323                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1114323                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1114323                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1138946                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2253269                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          7870                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        7870                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   503680                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    503680                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 548                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 675                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 473                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 633                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 474                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 477                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 562                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 560                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 471                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 437                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                354                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                323                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                430                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                556                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                473                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                424                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    223532875000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    7870                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      6816                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       971                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        83                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1541                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      325.149903                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     194.496255                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     330.966466                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            538     34.91%     34.91% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          340     22.06%     56.98% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          192     12.46%     69.44% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          106      6.88%     76.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           56      3.63%     79.95% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           49      3.18%     83.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           40      2.60%     85.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           36      2.34%     88.06% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          184     11.94%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1541                       # Bytes accessed per row activation
-system.physmem.totQLat                       51693000                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 199255500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     39350000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        6568.36                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  25318.36                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           2.25                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        2.25                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.02                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       6320                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   80.30                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     28403160.74                       # Average gap between requests
-system.physmem.pageHitRate                      80.30                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    6751080                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    3683625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  34125000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            14599740480                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             5792542920                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           129035577000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             149472420105                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.696853                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   214662823500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      7464080000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      1403552000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    4891320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2668875                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  26933400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            14599740480                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             5529545775                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           129266276250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             149430056100                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.507329                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   215046035000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      7464080000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1017823750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                45898041                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          26691639                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            566044                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             25194489                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                18810772                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             74.662249                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 8282157                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                322                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2248490                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2235007                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            13483                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       111495                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     95357145                       # DTB read hits
-system.cpu.dtb.read_misses                        114                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 95357259                       # DTB read accesses
-system.cpu.dtb.write_hits                    73594596                       # DTB write hits
-system.cpu.dtb.write_misses                       852                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73595448                       # DTB write accesses
-system.cpu.dtb.data_hits                    168951741                       # DTB hits
-system.cpu.dtb.data_misses                        966                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168952707                       # DTB accesses
-system.cpu.itb.fetch_hits                    96790867                       # ITB hits
-system.cpu.itb.fetch_misses                      1237                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                96792104                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.numCycles                        447065925                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664665                       # Number of instructions committed
-system.cpu.committedOps                     398664665                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2363843                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.121408                       # CPI: cycles per instruction
-system.cpu.ipc                               0.891736                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            23123356      5.80%      5.80% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               141652567     35.53%     41.33% # Class of committed instruction
-system.cpu.op_class_0::IntMult                2124322      0.53%     41.86% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     41.86% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd              35620060      8.93%     50.80% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp               7072549      1.77%     52.57% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               2735231      0.69%     53.26% # Class of committed instruction
-system.cpu.op_class_0::FloatMult             16498021      4.14%     57.40% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv               1563283      0.39%     57.79% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.79% # Class of committed instruction
-system.cpu.op_class_0::MemRead               94754511     23.77%     81.56% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              73520765     18.44%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                398664665                       # Class of committed instruction
-system.cpu.tickCycles                       443407678                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                         3658247                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements               771                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3291.617120                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           167826980                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4165                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          40294.593037                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3291.617120                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.803617                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.803617                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3394                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          216                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3113                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.828613                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         335672353                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        335672353                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     94312181                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        94312181                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73514799                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73514799                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     167826980                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        167826980                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    167826980                       # number of overall hits
-system.cpu.dcache.overall_hits::total       167826980                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1183                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1183                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         5931                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         5931                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         7114                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           7114                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         7114                       # number of overall misses
-system.cpu.dcache.overall_misses::total          7114                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     88520000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     88520000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    429316500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    429316500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    517836500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    517836500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    517836500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    517836500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     94313364                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     94313364                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    167834094                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    167834094                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    167834094                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    167834094                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000013                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000081                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000081                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000042                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000042                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 74826.711750                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 74826.711750                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72385.179565                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 72385.179565                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 72791.186393                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 72791.186393                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 72791.186393                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 72791.186393                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          654                       # number of writebacks
-system.cpu.dcache.writebacks::total               654                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          214                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          214                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2735                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         2735                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         2949                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         2949                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         2949                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         2949                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          969                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          969                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3196                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3196                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4165                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4165                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4165                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4165                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     71272000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     71272000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    239421000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    239421000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    310693000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    310693000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    310693000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    310693000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73552.115583                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73552.115583                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 74912.703379                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74912.703379                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74596.158463                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 74596.158463                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74596.158463                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 74596.158463                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              3190                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1919.630000                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            96785699                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              5168                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          18727.882933                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1919.630000                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.937319                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.937319                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1978                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           92                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1287                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.965820                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         193586902                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        193586902                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     96785699                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        96785699                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      96785699                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         96785699                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     96785699                       # number of overall hits
-system.cpu.icache.overall_hits::total        96785699                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         5168                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          5168                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         5168                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           5168                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         5168                       # number of overall misses
-system.cpu.icache.overall_misses::total          5168                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    316704500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    316704500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    316704500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    316704500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    316704500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    316704500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     96790867                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     96790867                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     96790867                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     96790867                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     96790867                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     96790867                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000053                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000053                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000053                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000053                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000053                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000053                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61281.830495                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 61281.830495                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 61281.830495                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 61281.830495                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 61281.830495                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 61281.830495                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         3190                       # number of writebacks
-system.cpu.icache.writebacks::total              3190                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5168                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         5168                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         5168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         5168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         5168                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         5168                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    311536500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    311536500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    311536500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    311536500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    311536500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    311536500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000053                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000053                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000053                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000053                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60281.830495                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60281.830495                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60281.830495                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 60281.830495                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60281.830495                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 60281.830495                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         4421.902302                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               4798                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             5270                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.910436                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   372.081904                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  3407.854115                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   641.966284                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.011355                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.103999                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.019591                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.134946                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         5270                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          613                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         4439                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.160828                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           114820                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          114820                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          654                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          654                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         3190                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         3190                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           61                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           61                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         1276                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         1276                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         1276                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          187                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            1463                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         1276                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          187                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           1463                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3137                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3137                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3892                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3892                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          841                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          841                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3892                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3978                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7870                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3892                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3978                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7870                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    234104000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    234104000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    290385500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    290385500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     68345000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     68345000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    290385500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    302449000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    592834500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    290385500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    302449000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    592834500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          654                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          654                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         3190                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         3190                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3198                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3198                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         5168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         5168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          967                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          967                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         5168                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4165                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         9333                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         5168                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4165                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         9333                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.980926                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.980926                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.753096                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.753096                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.869700                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.869700                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.753096                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955102                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.843244                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.753096                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955102                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.843244                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74626.713420                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74626.713420                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74610.868448                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74610.868448                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81266.349584                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81266.349584                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74610.868448                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76030.417295                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 75328.398983                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74610.868448                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76030.417295                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 75328.398983                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3137                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3137                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3892                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3892                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          841                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          841                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3892                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3978                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7870                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3892                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3978                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7870                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    202734000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    202734000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    251465500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    251465500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     59935000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     59935000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    251465500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    262669000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    514134500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    251465500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    262669000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    514134500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.980926                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.980926                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.753096                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.753096                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.869700                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.869700                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.753096                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955102                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.843244                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.753096                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955102                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.843244                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64626.713420                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64626.713420                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64610.868448                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64610.868448                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71266.349584                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71266.349584                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64610.868448                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66030.417295                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65328.398983                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64610.868448                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66030.417295                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65328.398983                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        13294                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         3961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          6135                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          654                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         3190                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          117                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3198                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3198                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         5168                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          967                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        13526                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9101                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             22627                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       534912                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       308416                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             843328                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         9333                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               9333    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           9333                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       10491000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7752000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6247999                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4733                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3137                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3137                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4733                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        15740                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  15740                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       503680                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  503680                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              7870                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7870    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7870                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             9176500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           41781750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
index 8e400ff51..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,1019 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.064189                       # Number of seconds simulated
-sim_ticks                                 64188759000                       # Number of ticks simulated
-final_tick                                64188759000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 306108                       # Simulator instruction rate (inst/s)
-host_op_rate                                   306108                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               52316361                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 260628                       # Number of bytes of host memory used
-host_seconds                                  1226.93                       # Real time elapsed on the host
-sim_insts                                   375574794                       # Number of instructions simulated
-sim_ops                                     375574794                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            220800                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            255360                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               476160                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       220800                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          220800                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3450                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3990                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7440                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              3439855                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              3978267                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 7418121                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         3439855                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            3439855                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             3439855                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             3978267                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7418121                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          7440                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        7440                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   476160                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    476160                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 524                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 652                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 450                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 600                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 446                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 454                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 513                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 523                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 438                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 408                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                339                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                305                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                414                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                540                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                454                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                380                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     64188663500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    7440                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      4257                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1868                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       921                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       333                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        59                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1358                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      347.287187                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     206.380841                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     346.777138                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            443     32.62%     32.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          304     22.39%     55.01% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          160     11.78%     66.79% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           96      7.07%     73.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           54      3.98%     77.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           38      2.80%     80.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           38      2.80%     83.43% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           25      1.84%     85.27% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          200     14.73%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1358                       # Bytes accessed per row activation
-system.physmem.totQLat                       65294500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 204794500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     37200000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        8776.14                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  27526.14                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           7.42                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        7.42                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.06                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.05                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       6069                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.57                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      8627508.53                       # Average gap between requests
-system.physmem.pageHitRate                      81.57                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    5843880                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    3188625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  32221800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             4192060080                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             1996054785                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            36758466000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              42987835170                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.776911                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    61149211250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      2143180000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT       890802750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    4399920                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2400750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  25217400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             4192060080                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             1854861795                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            36882319500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              42961259445                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.362844                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    61355238000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      2143180000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT       684265000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                47858697                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          27887013                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            573168                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             23334340                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                19575055                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             83.889474                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 8688210                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               1446                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2339152                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2308305                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            30847                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       111425                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     98833092                       # DTB read hits
-system.cpu.dtb.read_misses                      28443                       # DTB read misses
-system.cpu.dtb.read_acv                           867                       # DTB read access violations
-system.cpu.dtb.read_accesses                 98861535                       # DTB read accesses
-system.cpu.dtb.write_hits                    75500788                       # DTB write hits
-system.cpu.dtb.write_misses                      1454                       # DTB write misses
-system.cpu.dtb.write_acv                            3                       # DTB write access violations
-system.cpu.dtb.write_accesses                75502242                       # DTB write accesses
-system.cpu.dtb.data_hits                    174333880                       # DTB hits
-system.cpu.dtb.data_misses                      29897                       # DTB misses
-system.cpu.dtb.data_acv                           870                       # DTB access violations
-system.cpu.dtb.data_accesses                174363777                       # DTB accesses
-system.cpu.itb.fetch_hits                    46960311                       # ITB hits
-system.cpu.itb.fetch_misses                       430                       # ITB misses
-system.cpu.itb.fetch_acv                            5                       # ITB acv
-system.cpu.itb.fetch_accesses                46960741                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.numCycles                        128377521                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           47431154                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      424848239                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    47858697                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           30571570                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      80009353                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1247564                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                         13                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                  284                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles         13513                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  46960311                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                225671                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          128078159                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.317101                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.349648                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 53091522     41.45%     41.45% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  4331488      3.38%     44.83% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  6713646      5.24%     50.08% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  5106781      3.99%     54.06% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                 10967794      8.56%     62.63% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  7526071      5.88%     68.50% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  5305239      4.14%     72.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  1848793      1.44%     74.09% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 33186825     25.91%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            128078159                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.372797                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        3.309366                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 42083889                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              13603478                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  67893810                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               3877357                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 619625                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              8883159                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                  4198                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              421926458                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 13804                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 619625                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 43653235                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 3048927                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         516546                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  70101215                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              10138611                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              419911173                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                439346                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2543427                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                2848893                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                3543199                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           273983157                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             552185759                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        393726185                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups         158459573                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             259532319                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 14450838                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts              37562                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            298                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  15867681                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             99739292                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            76524203                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          11895065                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          9302116                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  392194254                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 290                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 389210938                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            196221                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        16619749                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined      7681566                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             75                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     128078159                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         3.038855                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.181056                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            17247166     13.47%     13.47% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            19402738     15.15%     28.62% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            22008781     17.18%     45.80% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            17964276     14.03%     59.83% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            19060613     14.88%     74.71% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            13269746     10.36%     85.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             8793023      6.87%     91.93% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             6106038      4.77%     96.70% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             4225778      3.30%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       128078159                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  255592      1.41%      1.41% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%      1.41% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.41% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                138975      0.77%      2.18% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                 79489      0.44%      2.61% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                  3727      0.02%      2.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult              3445589     19.00%     21.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv               1648341      9.09%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     30.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                8051616     44.40%     75.13% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               4508979     24.87%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass             33581      0.01%      0.01% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             146987981     37.77%     37.77% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult              2128295      0.55%     38.32% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     38.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd            36418632      9.36%     47.68% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp             7354909      1.89%     49.57% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             2800462      0.72%     50.29% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult           16556521      4.25%     54.54% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv             1584140      0.41%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.95% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             99505104     25.57%     80.51% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            75841313     19.49%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              389210938                       # Type of FU issued
-system.cpu.iq.rate                           3.031769                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    18132308                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.046587                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          592570653                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         242193331                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    227932630                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads           332257911                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes          166691582                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses    158290719                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              234731368                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses               172578297                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         19373689                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      4984806                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        93159                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        70985                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      3003475                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads       382536                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          3859                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 619625                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 1856570                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                132026                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           415917767                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            108843                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              99739292                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             76524203                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                290                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   8227                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                123512                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          70985                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         411741                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       230567                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               642308                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             387626106                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              98862428                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           1584832                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      23723223                       # number of nop insts executed
-system.cpu.iew.exec_refs                    174364706                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 45864043                       # Number of branches executed
-system.cpu.iew.exec_stores                   75502278                       # Number of stores executed
-system.cpu.iew.exec_rate                     3.019424                       # Inst execution rate
-system.cpu.iew.wb_sent                      386487511                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     386223349                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 192322376                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 273878502                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       3.008497                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.702218                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        17254297                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            569011                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    125612042                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     3.173777                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     3.248518                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     42074654     33.50%     33.50% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     17552788     13.97%     47.47% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      8725383      6.95%     54.42% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      9055727      7.21%     61.63% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      6223211      4.95%     66.58% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      4119483      3.28%     69.86% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      4738198      3.77%     73.63% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      2406397      1.92%     75.55% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     30716201     24.45%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    125612042                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            398664569                       # Number of instructions committed
-system.cpu.commit.committedOps              398664569                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      168275214                       # Number of memory references committed
-system.cpu.commit.loads                      94754486                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   44587530                       # Number of branches committed
-system.cpu.commit.fp_insts                  155295106                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 316365825                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              8007752                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     23123356      5.80%      5.80% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        141652533     35.53%     41.33% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult         2124322      0.53%     41.86% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     41.86% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd       35620060      8.93%     50.80% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp        7072549      1.77%     52.57% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        2735231      0.69%     53.26% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult      16498021      4.14%     57.40% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv        1563283      0.39%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.79% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        94754486     23.77%     81.56% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       73520728     18.44%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         398664569                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              30716201                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    510811730                       # The number of ROB reads
-system.cpu.rob.rob_writes                   834310252                       # The number of ROB writes
-system.cpu.timesIdled                            3164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          299362                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   375574794                       # Number of Instructions Simulated
-system.cpu.committedOps                     375574794                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.341816                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.341816                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               2.925550                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         2.925550                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                385452871                       # number of integer regfile reads
-system.cpu.int_regfile_writes               165252221                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                 154536644                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                102074619                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                  350572                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements               776                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3292.009184                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           152572889                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4176                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          36535.653496                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3292.009184                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.803713                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.803713                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3400                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3116                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         305192990                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        305192990                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     79071847                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        79071847                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73501036                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73501036                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     152572883                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        152572883                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    152572883                       # number of overall hits
-system.cpu.dcache.overall_hits::total       152572883                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1826                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1826                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        19692                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        19692                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data        21518                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total          21518                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data        21518                       # number of overall misses
-system.cpu.dcache.overall_misses::total         21518                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data    128481000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total    128481000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   1201737956                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   1201737956                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data   1330218956                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   1330218956                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data   1330218956                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   1330218956                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     79073673                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     79073673                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520728                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520728                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data            6                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    152594401                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    152594401                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    152594401                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    152594401                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000023                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000023                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000268                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000268                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000141                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000141                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000141                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000141                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70361.993428                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 70361.993428                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61026.709120                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61026.709120                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 61818.893763                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 61818.893763                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 61818.893763                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 61818.893763                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        50592                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets           80                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               740                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.367568                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets           80                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          655                       # number of writebacks
-system.cpu.dcache.writebacks::total               655                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          838                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          838                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        16504                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        16504                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        17342                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        17342                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        17342                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        17342                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          988                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          988                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3188                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3188                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4176                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4176                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4176                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4176                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     74762500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     74762500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    249321500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    249321500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    324084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    324084000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    324084000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    324084000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000012                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 75670.546559                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75670.546559                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78206.242158                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78206.242158                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77606.321839                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 77606.321839                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77606.321839                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 77606.321839                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              2132                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1831.246133                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            46954666                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              4060                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          11565.188670                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1831.246133                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.894163                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.894163                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1928                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1346                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          93924682                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         93924682                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     46954666                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        46954666                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      46954666                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         46954666                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     46954666                       # number of overall hits
-system.cpu.icache.overall_hits::total        46954666                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         5645                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          5645                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         5645                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           5645                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         5645                       # number of overall misses
-system.cpu.icache.overall_misses::total          5645                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    370489499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    370489499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    370489499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    370489499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    370489499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    370489499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     46960311                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     46960311                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     46960311                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     46960311                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     46960311                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     46960311                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000120                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000120                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000120                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 65631.443578                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 65631.443578                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 65631.443578                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 65631.443578                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 65631.443578                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 65631.443578                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          496                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs           62                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         2132                       # number of writebacks
-system.cpu.icache.writebacks::total              2132                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1585                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         1585                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         1585                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         1585                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         1585                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         1585                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4060                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         4060                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         4060                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         4060                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         4060                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         4060                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    275403500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    275403500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    275403500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    275403500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    275403500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    275403500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000086                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000086                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000086                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000086                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67833.374384                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67833.374384                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67833.374384                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 67833.374384                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67833.374384                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 67833.374384                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         4001.708243                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               3078                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4847                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.635032                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   370.790492                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2968.908882                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   662.008869                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.011316                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.090604                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.020203                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.122122                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4847                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          533                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         4032                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.147919                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            97187                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           97187                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          655                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          655                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         2132                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         2132                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst          610                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total          610                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          126                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst          610                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          186                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total             796                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst          610                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          186                       # number of overall hits
-system.cpu.l2cache.overall_hits::total            796                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3128                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3128                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3450                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3450                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          862                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          862                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3450                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3990                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7440                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3450                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3990                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7440                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    243810500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    243810500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    262807000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    262807000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     71863500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     71863500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    262807000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    315674000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    578481000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    262807000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    315674000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    578481000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          655                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          655                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         2132                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         2132                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3188                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4060                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         4060                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          988                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          988                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         4060                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4176                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         8236                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         4060                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4176                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         8236                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.981179                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.981179                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.849754                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.849754                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.872470                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.872470                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.849754                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955460                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.903351                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.849754                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955460                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.903351                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77944.533248                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77944.533248                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76175.942029                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76175.942029                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83368.329466                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83368.329466                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76175.942029                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79116.290727                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 77752.822581                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76175.942029                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79116.290727                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 77752.822581                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3128                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3128                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3450                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3450                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          862                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          862                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3450                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3990                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7440                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3450                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3990                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7440                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    212530500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    212530500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    228307000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    228307000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     63243500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     63243500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    228307000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    275774000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    504081000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    228307000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    275774000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    504081000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.981179                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.981179                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.849754                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.849754                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.872470                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.872470                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.849754                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955460                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.903351                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.849754                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955460                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.903351                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67944.533248                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67944.533248                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66175.942029                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66175.942029                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73368.329466                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73368.329466                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66175.942029                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69116.290727                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67752.822581                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66175.942029                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69116.290727                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67752.822581                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        11144                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         2908                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          5048                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          655                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         2132                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          121                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3188                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         4060                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          988                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        10252                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9128                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             19380                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       396288                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       309184                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             705472                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         8236                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               8236    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           8236                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        8359000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       6090499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6264000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4312                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3128                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3128                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4312                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        14880                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  14880                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       476160                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  476160                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              7440                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7440    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7440                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             9246500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           39238750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
index f6de01eb6..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,534 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.567385                       # Number of seconds simulated
-sim_ticks                                567385356500                       # Number of ticks simulated
-final_tick                               567385356500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1272231                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1272231                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1810657439                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 257040                       # Number of bytes of host memory used
-host_seconds                                   313.36                       # Real time elapsed on the host
-sim_insts                                   398664609                       # Number of instructions simulated
-sim_ops                                     398664609                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            205120                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            254016                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               459136                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       205120                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          205120                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3205                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               3969                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7174                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               361518                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               447696                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  809214                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          361518                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             361518                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              361518                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              447696                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                 809214                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     94754490                       # DTB read hits
-system.cpu.dtb.read_misses                         21                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 94754511                       # DTB read accesses
-system.cpu.dtb.write_hits                    73520730                       # DTB write hits
-system.cpu.dtb.write_misses                        35                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73520765                       # DTB write accesses
-system.cpu.dtb.data_hits                    168275220                       # DTB hits
-system.cpu.dtb.data_misses                         56                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168275276                       # DTB accesses
-system.cpu.itb.fetch_hits                   398664666                       # ITB hits
-system.cpu.itb.fetch_misses                       173                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               398664839                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.numCycles                       1134770713                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664609                       # Number of instructions committed
-system.cpu.committedOps                     398664609                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             316365921                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              155295119                       # Number of float alu accesses
-system.cpu.num_func_calls                    16015498                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     25997790                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    316365921                       # number of integer instructions
-system.cpu.num_fp_insts                     155295119                       # number of float instructions
-system.cpu.num_int_register_reads           372938779                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          159335870                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            151776196                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           100196481                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     168275276                       # number of memory refs
-system.cpu.num_load_insts                    94754511                       # Number of load instructions
-system.cpu.num_store_insts                   73520765                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 1134770713                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          44587535                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              23123356      5.80%      5.80% # Class of executed instruction
-system.cpu.op_class::IntAlu                 141652567     35.53%     41.33% # Class of executed instruction
-system.cpu.op_class::IntMult                  2124322      0.53%     41.86% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     41.86% # Class of executed instruction
-system.cpu.op_class::FloatAdd                35620060      8.93%     50.80% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 7072549      1.77%     52.57% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2735231      0.69%     53.26% # Class of executed instruction
-system.cpu.op_class::FloatMult               16498021      4.14%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                 1563283      0.39%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::MemRead                 94754511     23.77%     81.56% # Class of executed instruction
-system.cpu.op_class::MemWrite                73520765     18.44%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  398664665                       # Class of executed instruction
-system.cpu.dcache.tags.replacements               764                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3288.807028                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           168271068                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4152                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          40527.713873                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3288.807028                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.802931                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.802931                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3388                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          210                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         3112                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         336554592                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        336554592                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     94753540                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        94753540                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     73517528                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       73517528                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     168271068                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        168271068                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    168271068                       # number of overall hits
-system.cpu.dcache.overall_hits::total       168271068                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          950                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           950                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         3202                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         3202                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         4152                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           4152                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         4152                       # number of overall misses
-system.cpu.dcache.overall_misses::total          4152                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     52888500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     52888500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    195593000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    195593000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    248481500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    248481500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    248481500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    248481500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     94754490                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     94754490                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     73520730                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    168275220                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    168275220                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    168275220                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    168275220                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000010                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000044                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000044                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55672.105263                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 55672.105263                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61084.634603                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61084.634603                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 59846.218690                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 59846.218690                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 59846.218690                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 59846.218690                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          649                       # number of writebacks
-system.cpu.dcache.writebacks::total               649                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          950                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          950                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3202                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         3202                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4152                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4152                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4152                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4152                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     51938500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     51938500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    192391000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    192391000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    244329500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    244329500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    244329500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    244329500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54672.105263                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54672.105263                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60084.634603                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60084.634603                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58846.218690                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 58846.218690                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58846.218690                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 58846.218690                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              1769                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1795.084430                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           398660993                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              3673                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          108538.250204                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1795.084430                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.876506                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.876506                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1904                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          251                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1375                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         797333005                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        797333005                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    398660993                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       398660993                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     398660993                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        398660993                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    398660993                       # number of overall hits
-system.cpu.icache.overall_hits::total       398660993                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         3673                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          3673                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         3673                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           3673                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         3673                       # number of overall misses
-system.cpu.icache.overall_misses::total          3673                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    204815000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    204815000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    204815000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    204815000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    204815000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    204815000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    398664666                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    398664666                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    398664666                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    398664666                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    398664666                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    398664666                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000009                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000009                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000009                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55762.319630                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 55762.319630                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 55762.319630                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 55762.319630                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 55762.319630                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 55762.319630                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         1769                       # number of writebacks
-system.cpu.icache.writebacks::total              1769                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3673                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         3673                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         3673                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         3673                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         3673                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         3673                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    201142000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    201142000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    201142000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    201142000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    201142000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    201142000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000009                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54762.319630                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54762.319630                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54762.319630                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 54762.319630                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54762.319630                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 54762.319630                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         3772.330397                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               2561                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4566                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.560885                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   371.516873                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2770.363420                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   630.450105                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.011338                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.084545                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.019240                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.115122                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4566                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          134                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          497                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3787                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.139343                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            90632                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           90632                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          649                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          649                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         1769                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         1769                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           60                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst          468                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total          468                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          123                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          123                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst          468                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          183                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total             651                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst          468                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          183                       # number of overall hits
-system.cpu.l2cache.overall_hits::total            651                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         3142                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         3142                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3205                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3205                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          827                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          827                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3205                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         3969                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7174                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3205                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         3969                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7174                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    186953000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    186953000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    190709000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    190709000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     49213500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     49213500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    190709000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    236166500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    426875500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    190709000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    236166500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    426875500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          649                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          649                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         1769                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         1769                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         3202                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         3202                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         3673                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         3673                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          950                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          950                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         3673                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4152                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         7825                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         3673                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4152                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         7825                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.981262                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.981262                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.872584                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.872584                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.870526                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.870526                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.872584                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.955925                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.916805                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.872584                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.955925                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.916805                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59501.273074                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59501.273074                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59503.588144                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59503.588144                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59508.464329                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59508.464329                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59503.588144                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59502.771479                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59503.136326                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59503.588144                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59502.771479                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59503.136326                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         3142                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         3142                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3205                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3205                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          827                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          827                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3205                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         3969                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7174                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3205                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         3969                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7174                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    155533000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    155533000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    158659000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    158659000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     40943500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     40943500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    158659000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    196476500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    355135500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    158659000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    196476500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    355135500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.981262                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.981262                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.872584                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.870526                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.870526                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.955925                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.916805                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.872584                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.955925                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.916805                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49501.273074                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49501.273074                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49503.588144                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49503.588144                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49508.464329                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49508.464329                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49503.588144                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49502.771479                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49503.136326                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49503.588144                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49502.771479                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49503.136326                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        10358                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         2533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          4623                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          649                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         1769                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          115                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         3202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         3202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         3673                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          950                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         9115                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9068                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             18183                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       348288                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       307264                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             655552                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         7825                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               7825    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           7825                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        7597000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       5509500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6228000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4032                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              3142                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             3142                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4032                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        14348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  14348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       459136                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  459136                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              7174                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7174    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7174                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             7196500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           35870000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt
index 5c8f8115d..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/minor-timing/stats.txt
@@ -1,882 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.211715                       # Number of seconds simulated
-sim_ticks                                211714953000                       # Number of ticks simulated
-final_tick                               211714953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 196459                       # Simulator instruction rate (inst/s)
-host_op_rate                                   235871                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              152335465                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 280176                       # Number of bytes of host memory used
-host_seconds                                  1389.79                       # Real time elapsed on the host
-sim_insts                                   273037857                       # Number of instructions simulated
-sim_ops                                     327812214                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            219072                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            266432                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               485504                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       219072                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          219072                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3423                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               4163                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  7586                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1034750                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1258447                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2293197                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1034750                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1034750                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1034750                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1258447                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2293197                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          7586                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        7586                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   485504                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    485504                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 630                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 846                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 628                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 541                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 466                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 349                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 171                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 228                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 208                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 310                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                343                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                428                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                553                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                705                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                638                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                542                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    211714708500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    7586                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      6629                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       897                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        60                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1530                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      316.067974                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     186.296863                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     330.878934                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            560     36.60%     36.60% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          363     23.73%     60.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          160     10.46%     70.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           74      4.84%     75.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           70      4.58%     80.20% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           59      3.86%     84.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           34      2.22%     86.27% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           28      1.83%     88.10% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          182     11.90%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1530                       # Bytes accessed per row activation
-system.physmem.totQLat                       52630500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 194868000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     37930000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        6937.85                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  25687.85                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           2.29                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        2.29                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.02                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.02                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.05                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       6048                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   79.73                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     27908609.08                       # Average gap between requests
-system.physmem.pageHitRate                      79.73                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    5080320                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    2772000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  29905200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            13827746400                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             5529396150                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           122174691000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             141569591070                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.700877                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   203247000500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      7069400000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      1392729000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    6463800                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    3526875                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  28992600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            13827746400                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             5726317185                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           122001953250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             141595000110                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.820896                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   202960400000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      7069400000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1682763000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                32413931                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          16919661                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            738142                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             17496692                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                12856502                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             73.479615                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 6512761                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2303892                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2264485                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            39407                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       128263                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  191                       # Number of system calls
-system.cpu.numCycles                        423429906                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   273037857                       # Number of instructions committed
-system.cpu.committedOps                     327812214                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2127081                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.550810                       # CPI: cycles per instruction
-system.cpu.ipc                               0.644824                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               104312544     31.82%     31.82% # Class of committed instruction
-system.cpu.op_class_0::IntMult                2145905      0.65%     32.48% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     32.48% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd           6594343      2.01%     34.49% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     34.49% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp           7943502      2.42%     36.91% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt           3118180      0.95%     37.86% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv           1563217      0.48%     38.34% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc         19652356      6.00%     44.33% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult          7136937      2.18%     46.51% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc       7062098      2.15%     48.66% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt           175285      0.05%     48.72% # Class of committed instruction
-system.cpu.op_class_0::MemRead               85732248     26.15%     74.87% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              82375599     25.13%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                327812214                       # Class of committed instruction
-system.cpu.tickCycles                       420106568                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                         3323338                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements              1355                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3085.570959                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           168654881                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4512                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          37379.184619                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3085.570959                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.753313                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.753313                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3157                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         2431                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.770752                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         337328856                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        337328856                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     86522107                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        86522107                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     82047451                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       82047451                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        63533                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         63533                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        10895                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        10895                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        10895                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        10895                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     168569558                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        168569558                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    168633091                       # number of overall hits
-system.cpu.dcache.overall_hits::total       168633091                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         2060                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          2060                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         5226                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         5226                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            5                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data         7286                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           7286                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         7291                       # number of overall misses
-system.cpu.dcache.overall_misses::total          7291                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data    136635000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total    136635000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    394688000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    394688000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    531323000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    531323000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    531323000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    531323000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     86524167                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     86524167                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     82052677                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     82052677                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data        63538                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total        63538                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10895                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        10895                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    168576844                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    168576844                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    168640382                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    168640382                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000064                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000064                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000079                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.000079                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000043                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000043                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66327.669903                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 66327.669903                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75523.918867                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 75523.918867                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 72923.826517                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 72923.826517                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 72873.817035                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 72873.817035                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks         1010                       # number of writebacks
-system.cpu.dcache.writebacks::total              1010                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          421                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2356                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         2356                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         2777                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         2777                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         2777                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         2777                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1639                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total         1639                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2870                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         2870                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4509                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4509                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4512                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4512                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    109916500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total    109916500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    219842000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    219842000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       481000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       481000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    329758500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    329758500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    330239500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    330239500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000035                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000047                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67063.148261                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67063.148261                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        76600                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        76600                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 160333.333333                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 160333.333333                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73133.399867                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 73133.399867                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73191.378546                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 73191.378546                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             38168                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1923.744161                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            69641436                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             40104                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1736.520946                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1923.744161                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.939328                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.939328                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1936                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1483                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         139403186                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        139403186                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     69641436                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        69641436                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      69641436                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         69641436                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     69641436                       # number of overall hits
-system.cpu.icache.overall_hits::total        69641436                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        40105                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         40105                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        40105                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          40105                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        40105                       # number of overall misses
-system.cpu.icache.overall_misses::total         40105                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    757528000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    757528000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    757528000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    757528000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    757528000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    757528000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     69681541                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     69681541                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     69681541                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     69681541                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     69681541                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     69681541                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000576                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000576                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000576                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000576                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000576                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000576                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18888.617379                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 18888.617379                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 18888.617379                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 18888.617379                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 18888.617379                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 18888.617379                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        38168                       # number of writebacks
-system.cpu.icache.writebacks::total             38168                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        40105                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        40105                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        40105                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        40105                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        40105                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        40105                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    717424000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    717424000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    717424000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    717424000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    717424000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    717424000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000576                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000576                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000576                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000576                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000576                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17888.642314                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17888.642314                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17888.642314                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 17888.642314                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17888.642314                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 17888.642314                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         4199.701287                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              60529                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             5648                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            10.716891                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   353.800339                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  3167.579629                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   678.321319                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.010797                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.096667                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.020701                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.128165                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         5648                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1251                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         4262                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.172363                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           561366                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          561366                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks         1010                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total         1010                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        23251                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        23251                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           16                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           16                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        36680                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        36680                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          291                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          291                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        36680                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          307                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           36987                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        36680                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          307                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          36987                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         2854                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         2854                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3425                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3425                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data         1351                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total         1351                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3425                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         4205                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          7630                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3425                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         4205                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         7630                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    215334500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    215334500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    257203500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    257203500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data    104684500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total    104684500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    257203500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    320019000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    577222500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    257203500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    320019000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    577222500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks         1010                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total         1010                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        23251                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        23251                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         2870                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         2870                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        40105                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        40105                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data         1642                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total         1642                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        40105                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4512                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        44617                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        40105                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4512                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        44617                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.994425                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.994425                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.085401                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.085401                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.822777                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.822777                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.085401                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.931959                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.171011                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.085401                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.931959                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.171011                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 75450.070077                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 75450.070077                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75095.912409                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75095.912409                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77486.676536                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77486.676536                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75095.912409                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76104.399524                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 75651.703801                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75095.912409                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76104.399524                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 75651.703801                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           42                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           42                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           42                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           42                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           44                       # number of overall MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         2854                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         2854                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3423                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3423                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data         1309                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1309                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3423                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         4163                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         7586                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3423                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         4163                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         7586                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    186794500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    186794500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    222839000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    222839000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     88850500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     88850500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    222839000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    275645000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    498484000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    222839000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    275645000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    498484000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.994425                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.994425                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.085351                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.085351                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.797199                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.797199                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.085351                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.922651                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.170025                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.085351                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.922651                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.170025                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65450.070077                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65450.070077                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65100.496640                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65100.496640                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67876.623377                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67876.623377                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65100.496640                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66213.067499                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65711.046665                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65100.496640                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66213.067499                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65711.046665                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        84140                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests        39625                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests        15034                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         41746                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty         1010                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        38168                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          345                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         2870                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         2870                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        40105                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq         1642                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       118377                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        10379                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            128756                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      5009408                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       353408                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            5362816                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        44617                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.339243                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.473458                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              29481     66.08%     66.08% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1              15136     33.92%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          44617                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       81248000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      60156998                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6789457                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4732                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              2854                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             2854                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4732                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        15172                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  15172                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       485504                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  485504                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              7586                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    7586    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                7586                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             8883500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           40266000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
index 319cdc8ce..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
@@ -1,1195 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.111754                       # Number of seconds simulated
-sim_ticks                                111753553500                       # Number of ticks simulated
-final_tick                               111753553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 153930                       # Simulator instruction rate (inst/s)
-host_op_rate                                   184810                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               63003104                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 292088                       # Number of bytes of host memory used
-host_seconds                                  1773.78                       # Real time elapsed on the host
-sim_insts                                   273037220                       # Number of instructions simulated
-sim_ops                                     327811602                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            620544                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           4626112                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher       168832                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              5415488                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       620544                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          620544                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               9696                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              72283                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher         2638                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 84617                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              5552790                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             41395659                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher      1510753                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                48459202                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         5552790                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            5552790                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             5552790                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            41395659                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher      1510753                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               48459202                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         84617                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                       84617                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  5415488                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   5415488                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 956                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 811                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 834                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                2907                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10637                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               59817                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 152                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 259                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 225                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 303                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               3870                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                811                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               1141                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                693                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                638                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                563                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    111753395000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   84617                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     64967                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     17796                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       465                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       298                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                       226                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                       208                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                       173                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                       172                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                       172                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        53                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                       26                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                       21                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                       22                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                       18                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        21291                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      254.217463                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     213.921670                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     155.515771                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127           2572     12.08%     12.08% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         7102     33.36%     45.44% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         8141     38.24%     83.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         1445      6.79%     90.46% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         1060      4.98%     95.44% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          699      3.28%     98.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           33      0.15%     98.88% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           27      0.13%     99.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          212      1.00%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          21291                       # Bytes accessed per row activation
-system.physmem.totQLat                      818886094                       # Total ticks spent queuing
-system.physmem.totMemAccLat                2405454844                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    423085000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        9677.56                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  28427.56                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          48.46                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       48.46                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.38                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.38                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.36                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                      63316                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   74.83                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      1320696.73                       # Average gap between requests
-system.physmem.pageHitRate                      74.83                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  137093040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   74802750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 595467600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             7298853120                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            61580578995                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            13031079750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              82717875255                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              740.214288                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    21327892271                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      3731520000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     86689152979                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                   23821560                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   12997875                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  64092600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             7298853120                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            10878672015                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            57506417250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              75784854420                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              678.173227                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    95612479879                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      3731520000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     12405217621                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                35971731                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          19265386                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            984189                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             17894968                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                13923402                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             77.806241                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 6951964                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               4431                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups         2517343                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            2473442                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            43901                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted       128855                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  191                       # Number of system calls
-system.cpu.numCycles                        223507108                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           12083599                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      309381854                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    35971731                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           23348808                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     209499863                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1989645                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                 1258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles            93                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles         2666                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  82203342                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                 33398                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          222582301                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.671920                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.267628                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 62373241     28.02%     28.02% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 40203334     18.06%     46.08% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 28080746     12.62%     58.70% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 91924980     41.30%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            222582301                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.160942                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.384215                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 26238985                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              73050782                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  98117127                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              24314460                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 860947                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              6686817                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                134221                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              348541423                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts               3410145                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 860947                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 42548430                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                23450678                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         285531                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 105165670                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              50271045                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              344601348                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts               1453656                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents               7084396                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                  85832                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                7483674                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents               23725025                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.FullRegisterEvents          3279176                       # Number of times there has been no free registers
-system.cpu.rename.RenamedOperands           394880845                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            2465405554                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        335914250                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups         192916662                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             372230051                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 22650794                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts              11588                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts          11554                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  57533645                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             89989968                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            84391268                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           1975718                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          1902358                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  343283622                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded               22608                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 339469619                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            966789                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        15494628                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     40533427                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            488                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     222582301                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.525142                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.109331                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            42440680     19.07%     19.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            76122495     34.20%     53.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            59389973     26.68%     79.95% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            34692267     15.59%     95.54% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             9226095      4.15%     99.68% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5              678749      0.30%     99.99% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6               32042      0.01%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       222582301                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                 9228112      7.75%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                   7358      0.01%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.75% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd            237798      0.20%      7.95% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.95% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp            147681      0.12%      8.08% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt             70485      0.06%      8.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv             67886      0.06%      8.19% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc           638269      0.54%      8.73% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult           297789      0.25%      8.98% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc        542439      0.46%      9.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.44% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               51542568     43.28%     52.71% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite              56315471     47.29%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             108184507     31.87%     31.87% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult              2148145      0.63%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     32.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd         6792731      2.00%     34.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     34.50% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp         8635726      2.54%     37.05% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt         3210403      0.95%     37.99% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv         1592905      0.47%     38.46% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc       20864008      6.15%     44.61% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult        7178651      2.11%     46.72% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc      7141492      2.10%     48.83% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt         175295      0.05%     48.88% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             90027492     26.52%     75.40% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            83518264     24.60%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              339469619                       # Type of FU issued
-system.cpu.iq.rate                           1.518831                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                   119095856                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.350829                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          738018306                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         235153924                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    219171367                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads           283565878                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes          123658767                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses    116921576                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              293614389                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses               164951086                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          5389138                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      4257693                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         7295                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        11836                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      2015651                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads       126905                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        613909                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 860947                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 1344821                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                736472                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           343307622                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              89989968                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             84391268                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts              11575                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   7371                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                729404                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          11836                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         437891                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       454375                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               892266                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             337441545                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              89439870                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           2028074                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                          1392                       # number of nop insts executed
-system.cpu.iew.exec_refs                    172567373                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 31555849                       # Number of branches executed
-system.cpu.iew.exec_stores                   83127503                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.509758                       # Inst execution rate
-system.cpu.iew.wb_sent                      336239137                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     336092943                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 151867680                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 263704827                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.503724                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.575900                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        14172678                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls           22120                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            850314                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    220392023                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.487405                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.078236                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     89247998     40.50%     40.50% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     67546822     30.65%     71.14% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     20918501      9.49%     80.64% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     13253983      6.01%     86.65% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      8642695      3.92%     90.57% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      4496391      2.04%     92.61% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      3033426      1.38%     93.99% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      2604506      1.18%     95.17% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     10647701      4.83%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    220392023                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            273037832                       # Number of instructions committed
-system.cpu.commit.committedOps              327812214                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      168107892                       # Number of memory references committed
-system.cpu.commit.loads                      85732275                       # Number of loads committed
-system.cpu.commit.membars                       11033                       # Number of memory barriers committed
-system.cpu.commit.branches                   30563526                       # Number of branches committed
-system.cpu.commit.fp_insts                  114216705                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 258331704                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              6225114                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        104312487     31.82%     31.82% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult         2145917      0.65%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     32.48% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd      6594343      2.01%     34.49% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     34.49% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp      7943502      2.42%     36.91% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt      3118180      0.95%     37.86% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv      1563217      0.48%     38.34% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc     19652356      6.00%     44.33% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult      7136937      2.18%     46.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc      7062098      2.15%     48.66% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt       175285      0.05%     48.72% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        85732275     26.15%     74.87% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       82375617     25.13%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         327812214                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              10647701                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    551726691                       # The number of ROB reads
-system.cpu.rob.rob_writes                   686162246                       # The number of ROB writes
-system.cpu.timesIdled                           18335                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          924807                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   273037220                       # Number of Instructions Simulated
-system.cpu.committedOps                     327811602                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.818596                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.818596                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.221604                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.221604                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                325161919                       # number of integer regfile reads
-system.cpu.int_regfile_writes               134094717                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                 186641875                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                131668024                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                1279432977                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                 80060950                       # number of cc regfile writes
-system.cpu.misc_regfile_reads              1175447344                       # number of misc regfile reads
-system.cpu.misc_regfile_writes               34421755                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           1542955                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.836799                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           162076726                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           1543467                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            105.008222                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle          85416000                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.836799                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999681                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999681                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           90                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         333528119                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        333528119                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     81065236                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        81065236                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     80920030                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       80920030                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        69611                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         69611                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        10906                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        10906                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        10895                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        10895                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     161985266                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        161985266                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    162054877                       # number of overall hits
-system.cpu.dcache.overall_hits::total       162054877                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      2782957                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       2782957                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1132669                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1132669                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data           18                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data      3915626                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        3915626                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      3915644                       # number of overall misses
-system.cpu.dcache.overall_misses::total       3915644                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  31092984500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  31092984500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   9127104911                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   9127104911                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       182000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total       182000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  40220089411                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  40220089411                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  40220089411                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  40220089411                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     83848193                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     83848193                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     82052699                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     82052699                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data        69629                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total        69629                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10910                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        10910                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    165900892                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    165900892                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    165970521                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    165970521                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.033190                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.033190                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013804                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.013804                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000259                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.000259                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000367                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000367                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.023602                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.023602                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.023592                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.023592                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11172.642804                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 11172.642804                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  8058.051303                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total  8058.051303                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        45500                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        45500                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 10271.688208                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 10271.688208                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 10271.640990                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 10271.640990                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets      1079488                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets          136770                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets     7.892725                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      1542955                       # number of writebacks
-system.cpu.dcache.writebacks::total           1542955                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1460236                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      1460236                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       911920                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       911920                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      2372156                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      2372156                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      2372156                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      2372156                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1322721                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      1322721                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       220749                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       220749                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data           11                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      1543470                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      1543470                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      1543481                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      1543481                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  15298451500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  15298451500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1831859691                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   1831859691                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       695500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       695500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17130311191                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  17130311191                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  17131006691                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  17131006691                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015775                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015775                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002690                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002690                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000158                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000158                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.009304                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.009304                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.009300                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.009300                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11565.894471                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11565.894471                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  8298.382738                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8298.382738                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 63227.272727                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 63227.272727                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11098.570877                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 11098.570877                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11098.942385                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 11098.942385                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements            726201                       # number of replacements
-system.cpu.icache.tags.tagsinuse           511.803602                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            81470529                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs            726713                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            112.108259                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle         331355500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   511.803602                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.999616                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.999616                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          242                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         165133375                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        165133375                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     81470529                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        81470529                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      81470529                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         81470529                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     81470529                       # number of overall hits
-system.cpu.icache.overall_hits::total        81470529                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       732796                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        732796                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       732796                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         732796                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       732796                       # number of overall misses
-system.cpu.icache.overall_misses::total        732796                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   6565806949                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   6565806949                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   6565806949                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   6565806949                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   6565806949                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   6565806949                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     82203325                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     82203325                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     82203325                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     82203325                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     82203325                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     82203325                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008914                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.008914                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.008914                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.008914                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.008914                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.008914                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst  8959.938303                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total  8959.938303                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst  8959.938303                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total  8959.938303                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst  8959.938303                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total  8959.938303                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs        64284                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets           94                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs              3051                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               3                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    21.069813                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    31.333333                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks       726201                       # number of writebacks
-system.cpu.icache.writebacks::total            726201                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         6071                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         6071                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         6071                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         6071                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         6071                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         6071                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst       726725                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total       726725                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst       726725                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total       726725                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst       726725                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total       726725                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   6109081458                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   6109081458                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   6109081458                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   6109081458                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   6109081458                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   6109081458                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.008841                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008841                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.008841                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.008841                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.008841                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.008841                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  8406.318013                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8406.318013                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  8406.318013                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total  8406.318013                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  8406.318013                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total  8406.318013                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued       402434                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified       402547                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit          102                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage        28085                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         5603.177963                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            3041133                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             6750                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           450.538222                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  5495.535708                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher   107.642255                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.335421                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.006570                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.341991                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022          497                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         6253                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::0           16                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1           22                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2          344                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4          113                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          912                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         5048                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.030334                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.381653                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         69530063                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        69530063                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       968360                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       968360                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks      1046226                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total      1046226                       # number of WritebackClean hits
-system.cpu.l2cache.UpgradeReq_hits::cpu.data            1                       # number of UpgradeReq hits
-system.cpu.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       219964                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       219964                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst       716938                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total       716938                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1251135                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1251135                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst       716938                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      1471099                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         2188037                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst       716938                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      1471099                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        2188037                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data           13                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total           13                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data          781                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total          781                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         9708                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         9708                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        71587                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        71587                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         9708                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        72368                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         82076                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         9708                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        72368                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        82076                       # number of overall misses
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data        40000                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total        40000                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     56104500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     56104500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    688634000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    688634000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   5061315000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   5061315000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    688634000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   5117419500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   5806053500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    688634000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   5117419500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   5806053500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       968360                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       968360                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks      1046226                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total      1046226                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data           14                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total           14                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       220745                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       220745                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst       726646                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total       726646                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1322722                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      1322722                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst       726646                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      1543467                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      2270113                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst       726646                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      1543467                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      2270113                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.928571                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total     0.928571                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.003538                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.003538                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.013360                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.013360                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.054121                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.054121                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.013360                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.046887                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.036155                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.013360                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.046887                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.036155                       # miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data  3076.923077                       # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total  3076.923077                       # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71836.747759                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71836.747759                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 70934.693037                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 70934.693037                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 70701.593865                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 70701.593865                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70934.693037                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 70713.844517                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 70739.966616                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70934.693037                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 70713.844517                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 70739.966616                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data           51                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total           51                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst           12                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total           12                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           34                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           34                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           85                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           97                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           85                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           97                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher        51651                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total        51651                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data           13                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total           13                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          730                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total          730                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         9696                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         9696                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        71553                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        71553                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         9696                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        72283                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        81979                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         9696                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        72283                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher        51651                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       133630                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher    178131300                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total    178131300                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data       187000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       187000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     50303500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     50303500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    629910500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    629910500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   4630072500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   4630072500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    629910500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   4680376000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   5310286500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    629910500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   4680376000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher    178131300                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   5488417800                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.928571                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.003307                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.003307                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.013343                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.013343                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.054095                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.054095                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.013343                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.046832                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.036112                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.013343                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.046832                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.058865                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher  3448.748330                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total  3448.748330                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14384.615385                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14384.615385                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68908.904110                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68908.904110                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64966.016914                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64966.016914                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64708.293153                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64708.293153                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64966.016914                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64750.715936                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64776.180485                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64966.016914                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64750.715936                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher  3448.748330                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41071.748859                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      4539362                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      2269187                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests       254586                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops       130262                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops        52910                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops        77352                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       2049447                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       968360                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean      1300796                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        81249                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq        53022                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq           14                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp           14                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       220745                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       220745                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq       726725                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      1322722                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      2179572                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      4629917                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           6809489                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     92982208                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    197531008                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          290513216                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      134350                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      2404477                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.192237                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.468638                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            2019600     83.99%     83.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1             307525     12.79%     96.78% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2              77352      3.22%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        2404477                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     4538837000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy    1090392888                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          1.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    2315538337                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          2.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              83887                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               730                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              730                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         83887                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       169247                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 169247                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port      5415488                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                 5415488                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             84630                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   84630    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               84630                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           108151910                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          445724357                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
index e3d32f84d..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.201717                       # Number of seconds simulated
-sim_ticks                                201717314000                       # Number of ticks simulated
-final_tick                               201717314000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1265309                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1519144                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              934796791                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 311752                       # Number of bytes of host memory used
-host_seconds                                   215.79                       # Real time elapsed on the host
-sim_insts                                   273037595                       # Number of instructions simulated
-sim_ops                                     327811950                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        1394641096                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         480709216                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           1875350312                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   1394641096                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      1394641096                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      400047763                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         400047763                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          348660274                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           86300511                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             434960785                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          82063567                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             82063567                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           6913839315                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2383083566                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              9296922881                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      6913839315                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         6913839315                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1983209845                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1983209845                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          6913839315                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          4366293411                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11280132726                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  191                       # Number of system calls
-system.cpu.numCycles                        403434629                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   273037595                       # Number of instructions committed
-system.cpu.committedOps                     327811950                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             258331481                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              114216705                       # Number of float alu accesses
-system.cpu.num_func_calls                    12448615                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     15799338                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    258331481                       # number of integer instructions
-system.cpu.num_fp_insts                     114216705                       # number of float instructions
-system.cpu.num_int_register_reads          1174407516                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          162499657                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            180262959                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           126152315                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            985884626                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            76361749                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     168107829                       # number of memory refs
-system.cpu.num_load_insts                    85732235                       # Number of load instructions
-system.cpu.num_store_insts                   82375594                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               403434628.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          30563491                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 104312493     31.82%     31.82% # Class of executed instruction
-system.cpu.op_class::IntMult                  2145905      0.65%     32.48% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd             6594343      2.01%     34.49% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     34.49% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp             7943502      2.42%     36.91% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt             3118180      0.95%     37.86% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv             1563217      0.48%     38.34% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc           19652356      6.00%     44.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult            7136937      2.18%     46.51% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc         7062098      2.15%     48.66% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt             175285      0.05%     48.72% # Class of executed instruction
-system.cpu.op_class::MemRead                 85732235     26.15%     74.87% # Class of executed instruction
-system.cpu.op_class::MemWrite                82375594     25.13%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  327812145                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           434895828                       # Transaction distribution
-system.membus.trans_dist::ReadResp          434906723                       # Transaction distribution
-system.membus.trans_dist::WriteReq           82052672                       # Transaction distribution
-system.membus.trans_dist::WriteResp          82052672                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq             54062                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp            54062                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq         10895                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq          10895                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp         10895                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    697320548                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    336728156                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             1034048704                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   1394641096                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    880756979                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              2275398075                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         517024352                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.674359                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.468614                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               168364078     32.56%     32.56% # Request fanout histogram
-system.membus.snoop_fanout::1               348660274     67.44%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           517024352                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
index 3e4b0cab1..e69de29bb 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
@@ -1,650 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.517291                       # Number of seconds simulated
-sim_ticks                                517291025500                       # Number of ticks simulated
-final_tick                               517291025500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 647052                       # Simulator instruction rate (inst/s)
-host_op_rate                                   776811                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1227232141                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 277364                       # Number of bytes of host memory used
-host_seconds                                   421.51                       # Real time elapsed on the host
-sim_insts                                   272739286                       # Number of instructions simulated
-sim_ops                                     327433744                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            166912                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            270336                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               437248                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       166912                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          166912                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               2608                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               4224                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  6832                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               322666                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               522599                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  845265                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          322666                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             322666                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              322666                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              522599                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                 845265                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  191                       # Number of system calls
-system.cpu.numCycles                       1034582051                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   272739286                       # Number of instructions committed
-system.cpu.committedOps                     327433744                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             258331537                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              114216705                       # Number of float alu accesses
-system.cpu.num_func_calls                    12448615                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     15799349                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    258331537                       # number of integer instructions
-system.cpu.num_fp_insts                     114216705                       # number of float instructions
-system.cpu.num_int_register_reads          1215888421                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          162499693                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            180262959                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           126152315                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           1242915503                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            76361814                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     168107847                       # number of memory refs
-system.cpu.num_load_insts                    85732248                       # Number of load instructions
-system.cpu.num_store_insts                   82375599                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               1034582050.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          30563503                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 104312544     31.82%     31.82% # Class of executed instruction
-system.cpu.op_class::IntMult                  2145905      0.65%     32.48% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     32.48% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd             6594343      2.01%     34.49% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     34.49% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp             7943502      2.42%     36.91% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt             3118180      0.95%     37.86% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv             1563217      0.48%     38.34% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc           19652356      6.00%     44.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult            7136937      2.18%     46.51% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc         7062098      2.15%     48.66% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt             175285      0.05%     48.72% # Class of executed instruction
-system.cpu.op_class::MemRead                 85732248     26.15%     74.87% # Class of executed instruction
-system.cpu.op_class::MemWrite                82375599     25.13%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  327812214                       # Class of executed instruction
-system.cpu.dcache.tags.replacements              1332                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3078.335714                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           168359617                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              4478                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          37597.056052                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3078.335714                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.751547                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.751547                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         3146                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          677                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         2428                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.768066                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         336732670                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        336732670                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     86233963                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        86233963                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     82049805                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       82049805                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        54059                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         54059                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        10895                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        10895                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        10895                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        10895                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     168283768                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        168283768                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    168337827                       # number of overall hits
-system.cpu.dcache.overall_hits::total       168337827                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1604                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1604                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         2872                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         2872                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            3                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data         4476                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           4476                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         4479                       # number of overall misses
-system.cpu.dcache.overall_misses::total          4479                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     88052000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     88052000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    177422500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    177422500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    265474500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    265474500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    265474500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    265474500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     86235567                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     86235567                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     82052677                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     82052677                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data        54062                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total        54062                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        10895                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        10895                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        10895                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    168288244                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    168288244                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    168342306                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    168342306                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000019                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000035                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000035                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.000055                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.000055                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000027                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000027                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54895.261845                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 54895.261845                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61776.636490                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61776.636490                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 59310.656836                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 59310.656836                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 59270.931011                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 59270.931011                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          998                       # number of writebacks
-system.cpu.dcache.writebacks::total               998                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1603                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total         1603                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2872                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         2872                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         4475                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         4475                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         4478                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         4478                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     86402000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     86402000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    174550500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    174550500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       183000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       183000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    260952500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    260952500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    261135500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    261135500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000019                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000035                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.000055                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53900.187149                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53900.187149                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60776.636490                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60776.636490                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58313.407821                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 58313.407821                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58315.207682                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 58315.207682                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             13796                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1765.948116                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           348644750                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             15603                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          22344.725373                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1765.948116                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.862279                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.862279                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1807                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1524                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.882324                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         697336309                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        697336309                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    348644750                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       348644750                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     348644750                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        348644750                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    348644750                       # number of overall hits
-system.cpu.icache.overall_hits::total       348644750                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        15603                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         15603                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        15603                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          15603                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        15603                       # number of overall misses
-system.cpu.icache.overall_misses::total         15603                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    338446000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    338446000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    338446000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    338446000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    338446000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    338446000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    348660353                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    348660353                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    348660353                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    348660353                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    348660353                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    348660353                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000045                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000045                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000045                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21691.085048                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 21691.085048                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 21691.085048                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 21691.085048                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 21691.085048                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 21691.085048                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        13796                       # number of writebacks
-system.cpu.icache.writebacks::total             13796                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        15603                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        15603                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        15603                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        15603                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        15603                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        15603                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    322843000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    322843000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    322843000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    322843000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    322843000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    322843000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000045                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20691.085048                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20691.085048                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20691.085048                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 20691.085048                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20691.085048                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 20691.085048                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         3487.622109                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              19775                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4882                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.050594                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks   341.605293                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2407.328378                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   738.688437                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.010425                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.073466                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.022543                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.106434                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4882                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1232                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         3543                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.148987                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           228106                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          228106                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          998                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          998                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         6212                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         6212                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           16                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           16                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        12995                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        12995                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data          238                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total          238                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        12995                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data          254                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           13249                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        12995                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data          254                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          13249                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         2856                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         2856                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2608                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2608                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data         1368                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total         1368                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2608                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         4224                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          6832                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2608                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         4224                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         6832                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    170070500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    170070500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    155292000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    155292000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     81591000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     81591000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    155292000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    251661500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    406953500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    155292000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    251661500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    406953500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          998                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          998                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         6212                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         6212                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         2872                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         2872                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        15603                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        15603                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data         1606                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total         1606                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        15603                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         4478                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        20081                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        15603                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         4478                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        20081                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.994429                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.994429                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.167147                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.167147                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.851806                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.851806                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.167147                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.943278                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.340222                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.167147                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.943278                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.340222                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59548.494398                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59548.494398                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59544.478528                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59544.478528                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59642.543860                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59642.543860                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59544.478528                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59578.953598                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59565.793326                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59544.478528                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59578.953598                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59565.793326                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         2856                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         2856                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2608                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2608                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data         1368                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1368                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2608                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         4224                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         6832                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2608                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         4224                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         6832                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    141510500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    141510500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    129212000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    129212000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     67911000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     67911000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    129212000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    209421500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    338633500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    129212000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    209421500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    338633500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.994429                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.994429                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.167147                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.167147                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.851806                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.851806                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.167147                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.943278                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.340222                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.167147                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.943278                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.340222                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49548.494398                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49548.494398                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49544.478528                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49544.478528                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49642.543860                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49642.543860                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49544.478528                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49578.953598                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49565.793326                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49544.478528                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49578.953598                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49565.793326                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        35209                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests        15221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         7665                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         17209                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          998                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        13796                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          334                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         2872                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         2872                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        15603                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq         1606                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        45002                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        10288                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             55290                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1881536                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       350464                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            2232000                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        20081                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.386335                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.486921                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              12323     61.37%     61.37% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               7758     38.63%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          20081                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       32398500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      23404500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       6717000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               3976                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              2856                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             2856                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3976                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        13664                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  13664                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       437248                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  437248                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              6833                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    6833    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                6833                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             7281500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           34160000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
index 7428b23f1..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,800 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.504258                       # Number of seconds simulated
-sim_ticks                                504258263000                       # Number of ticks simulated
-final_tick                               504258263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 386643                       # Simulator instruction rate (inst/s)
-host_op_rate                                   386643                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              209915985                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 262852                       # Number of bytes of host memory used
-host_seconds                                  2402.19                       # Real time elapsed on the host
-sim_insts                                   928789150                       # Number of instructions simulated
-sim_ops                                     928789150                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            185088                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18520000                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18705088                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       185088                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          185088                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267712                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267712                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2892                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289375                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                292267                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66683                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66683                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               367050                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             36727212                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                37094262                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          367050                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             367050                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           8463346                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                8463346                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           8463346                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              367050                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            36727212                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               45557607                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        292267                       # Number of read requests accepted
-system.physmem.writeReqs                        66683                       # Number of write requests accepted
-system.physmem.readBursts                      292267                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66683                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 18685248                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     19840                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4266176                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  18705088                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4267712                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      310                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               18033                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               18363                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               18394                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               18341                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18245                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               18249                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               18313                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               18290                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               18231                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               18232                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              18229                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              18376                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              18272                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              18137                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              18064                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              18188                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4125                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4164                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4223                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4160                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4142                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4099                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4262                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4226                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4233                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4183                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4150                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4241                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4098                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4100                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4157                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    504258181000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  292267                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66683                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    291455                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       474                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      936                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      937                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4045                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4051                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4050                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4049                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4049                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4052                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4049                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4051                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4051                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4049                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4049                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       103155                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      222.473443                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     144.311324                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     268.647767                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          37345     36.20%     36.20% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        43741     42.40%     78.61% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         9241      8.96%     87.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          735      0.71%     88.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         1396      1.35%     89.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1157      1.12%     90.75% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          662      0.64%     91.39% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          564      0.55%     91.94% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8314      8.06%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         103155                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4049                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        69.893801                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       34.549322                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      747.524050                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           4041     99.80%     99.80% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.83% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::10240-11263            1      0.02%     99.85% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::13312-14335            2      0.05%     99.90% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14336-15359            1      0.02%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-16383            1      0.02%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::16384-17407            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4049                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4049                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.463077                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.442287                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.845052                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3113     76.88%     76.88% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                933     23.04%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                  3      0.07%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4049                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     3567632750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                9041826500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1459785000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       12219.72                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  30969.72                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          37.05                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           8.46                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       37.09                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        8.46                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.36                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.29                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.07                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.27                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     203404                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     52048                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   69.67                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.05                       # Row buffer hit rate for writes
-system.physmem.avgGap                      1404814.55                       # Average gap between requests
-system.physmem.pageHitRate                      71.23                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  388939320                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  212218875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1140243000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                216438480                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            32935362720                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           104730111945                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           210683510250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             350306824590                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              694.703966                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   349825620000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     16838120000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    137589656250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  390829320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  213250125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1136538000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                215511840                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            32935362720                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           105447215835                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           210054471750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             350393179590                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              694.875219                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   348773258750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     16838120000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    138643034750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               123840342                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          79869322                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            685088                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            102061444                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                68186680                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             66.809441                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                18691358                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               9446                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        14052117                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           14048642                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             3475                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        11780                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237538322                       # DTB read hits
-system.cpu.dtb.read_misses                     198467                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237736789                       # DTB read accesses
-system.cpu.dtb.write_hits                    98305180                       # DTB write hits
-system.cpu.dtb.write_misses                      7178                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98312358                       # DTB write accesses
-system.cpu.dtb.data_hits                    335843502                       # DTB hits
-system.cpu.dtb.data_misses                     205645                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336049147                       # DTB accesses
-system.cpu.itb.fetch_hits                   285763790                       # ITB hits
-system.cpu.itb.fetch_misses                       119                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               285763909                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.numCycles                       1008516526                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928789150                       # Number of instructions committed
-system.cpu.committedOps                     928789150                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                        316849                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.085840                       # CPI: cycles per instruction
-system.cpu.ipc                               0.920946                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            86206875      9.28%      9.28% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               486529511     52.38%     61.66% # Class of committed instruction
-system.cpu.op_class_0::IntMult                   7040      0.00%     61.67% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     61.67% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd              13018262      1.40%     63.07% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp               3826477      0.41%     63.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               3187663      0.34%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    4      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.82% # Class of committed instruction
-system.cpu.op_class_0::MemRead              237705247     25.59%     89.42% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              98308071     10.58%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                928789150                       # Class of committed instruction
-system.cpu.tickCycles                       957154131                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        51362395                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements            776530                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4092.342308                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           321596153                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780626                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            411.972126                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         901583500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4092.342308                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999107                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999107                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          214                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          956                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         1398                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1472                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         645671096                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        645671096                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    223432106                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       223432106                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     98164047                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       98164047                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     321596153                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        321596153                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    321596153                       # number of overall hits
-system.cpu.dcache.overall_hits::total       321596153                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       711929                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        711929                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       137153                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       137153                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       849082                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         849082                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       849082                       # number of overall misses
-system.cpu.dcache.overall_misses::total        849082                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  25457059500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  25457059500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  10110916000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  10110916000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  35567975500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  35567975500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  35567975500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  35567975500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    224144035                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    224144035                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    322445235                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    322445235                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    322445235                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    322445235                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003176                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.003176                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001395                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001395                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002633                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002633                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002633                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002633                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35757.862792                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 35757.862792                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73719.976960                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 73719.976960                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 41889.918170                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 41889.918170                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 41889.918170                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 41889.918170                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88489                       # number of writebacks
-system.cpu.dcache.writebacks::total             88489                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          314                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          314                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        68142                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        68142                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        68456                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        68456                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        68456                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        68456                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       711615                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       711615                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69011                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69011                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780626                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780626                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780626                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780626                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24738054000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  24738054000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5071007000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   5071007000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29809061000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  29809061000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29809061000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  29809061000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003175                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002421                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002421                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002421                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002421                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34763.255412                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34763.255412                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73481.140688                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73481.140688                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38186.098080                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 38186.098080                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38186.098080                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 38186.098080                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             10567                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1686.158478                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           285751480                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             12309                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          23214.841173                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1686.158478                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.823320                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.823320                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1742                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1574                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.850586                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         571539889                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        571539889                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    285751480                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       285751480                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     285751480                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        285751480                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    285751480                       # number of overall hits
-system.cpu.icache.overall_hits::total       285751480                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        12310                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         12310                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        12310                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          12310                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        12310                       # number of overall misses
-system.cpu.icache.overall_misses::total         12310                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    352350500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    352350500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    352350500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    352350500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    352350500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    352350500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    285763790                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    285763790                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    285763790                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    285763790                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    285763790                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    285763790                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28623.111292                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 28623.111292                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 28623.111292                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 28623.111292                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 28623.111292                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 28623.111292                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        10567                       # number of writebacks
-system.cpu.icache.writebacks::total             10567                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        12310                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        12310                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        12310                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        12310                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        12310                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        12310                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    340041500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    340041500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    340041500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    340041500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    340041500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    340041500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000043                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000043                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000043                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27623.192526                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27623.192526                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27623.192526                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 27623.192526                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27623.192526                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 27623.192526                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           259940                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32579.649991                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1218214                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           292676                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.162330                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  2630.640415                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    79.297977                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 29869.711599                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.080281                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002420                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.911551                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.994252                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32736                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          280                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2976                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        29021                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         13001951                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        13001951                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88489                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88489                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        10567                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        10567                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         9417                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         9417                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       488885                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       488885                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         9417                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491251                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          500668                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         9417                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491251                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         500668                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66645                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66645                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2893                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2893                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222730                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222730                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2893                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289375                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        292268                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2893                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289375                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       292268                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   4942620000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   4942620000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    222699500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    222699500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  18537323500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  18537323500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    222699500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  23479943500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  23702643000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    222699500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  23479943500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  23702643000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88489                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88489                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        10567                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        10567                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69011                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        12310                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        12310                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       711615                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       711615                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        12310                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780626                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       792936                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        12310                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780626                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       792936                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.965716                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.965716                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.235012                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.235012                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312992                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312992                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.235012                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370696                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.368590                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.235012                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370696                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.368590                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74163.403106                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74163.403106                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76978.741791                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76978.741791                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83227.780272                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83227.780272                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76978.741791                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81140.193521                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 81099.001601                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76978.741791                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81140.193521                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 81099.001601                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66683                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66683                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66645                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66645                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2893                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2893                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222730                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222730                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2893                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289375                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       292268                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2893                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289375                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       292268                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4276170000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4276170000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    193779500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    193779500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  16310023500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  16310023500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    193779500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  20586193500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  20779973000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    193779500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  20586193500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  20779973000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.965716                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.965716                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.235012                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.235012                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312992                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312992                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.235012                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370696                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.368590                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.235012                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370696                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.368590                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64163.403106                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64163.403106                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66982.198410                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66982.198410                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73227.780272                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73227.780272                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66982.198410                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71140.193521                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71099.035816                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66982.198410                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71140.193521                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71099.035816                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1580033                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       787097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2081                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2081                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        723924                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155172                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        10567                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       881298                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69011                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        12310                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       711615                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        35186                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2337782                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2372968                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1464064                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55623360                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           57087424                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      259940                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1052876                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001976                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.044414                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1050795     99.80%     99.80% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2081      0.20%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1052876                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      889072500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      18463500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1170939499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             225622                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66683                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           191176                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66645                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66645                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        225622                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       842393                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 842393                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22972800                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22972800                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            550126                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  550126    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              550126                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           918516000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1556053500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
index 80519f72d..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,1055 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.174766                       # Number of seconds simulated
-sim_ticks                                174766258500                       # Number of ticks simulated
-final_tick                               174766258500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 294264                       # Simulator instruction rate (inst/s)
-host_op_rate                                   294264                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               61050004                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 263360                       # Number of bytes of host memory used
-host_seconds                                  2862.67                       # Real time elapsed on the host
-sim_insts                                   842382029                       # Number of instructions simulated
-sim_ops                                     842382029                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            174016                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18524608                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18698624                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       174016                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          174016                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267648                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267648                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2719                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289447                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                292166                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66682                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66682                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               995707                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            105996479                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               106992186                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          995707                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             995707                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          24419176                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               24419176                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          24419176                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              995707                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           105996479                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              131411362                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        292166                       # Number of read requests accepted
-system.physmem.writeReqs                        66682                       # Number of write requests accepted
-system.physmem.readBursts                      292166                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66682                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 18677824                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     20800                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4265792                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  18698624                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4267648                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      325                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               18006                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               18334                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               18382                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               18340                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18235                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               18233                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               18311                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               18302                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               18233                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               18227                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              18220                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              18388                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              18256                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              18125                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              18057                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              18192                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4125                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4164                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4223                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4160                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4142                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4099                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4261                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4226                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4233                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4180                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4148                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4241                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4098                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4100                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4157                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    174766169000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  292166                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66682                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    215310                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     46521                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     29810                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       168                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        26                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         5                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      897                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      900                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     2345                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4058                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     4081                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4113                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4077                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4226                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4068                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     5046                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4085                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4061                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4063                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4089                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4076                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4404                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4053                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        96628                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      237.414911                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     153.615169                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     282.362382                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          31544     32.64%     32.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        41851     43.31%     75.96% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        11279     11.67%     87.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511          407      0.42%     88.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          349      0.36%     88.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          422      0.44%     88.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          656      0.68%     89.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1511      1.56%     91.09% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8609      8.91%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          96628                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4053                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        68.731557                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       34.520071                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      729.773377                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           4045     99.80%     99.80% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.83% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::7168-8191            1      0.02%     99.85% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14336-15359            5      0.12%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::30720-31743            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4053                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4053                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.445349                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.425120                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.833815                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3151     77.74%     77.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                  3      0.07%     77.82% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                896     22.11%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                  2      0.05%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                  1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4053                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     3659606000                       # Total ticks spent queuing
-system.physmem.totMemAccLat                9131624750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1459205000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       12539.73                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  31289.73                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         106.87                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          24.41                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      106.99                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       24.42                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.03                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.83                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.19                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.04                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.34                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     209802                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     52054                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   71.89                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.06                       # Row buffer hit rate for writes
-system.physmem.avgGap                       487020.04                       # Average gap between requests
-system.physmem.pageHitRate                      73.04                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  364626360                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  198952875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1139346000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                216432000                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            11414629200                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            63677219400                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            49000374750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             126011580585                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              721.044153                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    81102514500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      5835700000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     87824440500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  365752800                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  199567500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1136265000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                215479440                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            11414629200                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            63630052470                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            49041749250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             126003495660                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              720.997890                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    81165303250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      5835700000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     87762226750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               129267026                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          83048450                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            145225                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             93510959                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                70602364                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             75.501700                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                19428078                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               1137                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        14846480                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           14819636                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            26844                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         4929                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    243602185                       # DTB read hits
-system.cpu.dtb.read_misses                     267667                       # DTB read misses
-system.cpu.dtb.read_acv                             2                       # DTB read access violations
-system.cpu.dtb.read_accesses                243869852                       # DTB read accesses
-system.cpu.dtb.write_hits                   101634527                       # DTB write hits
-system.cpu.dtb.write_misses                     39608                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               101674135                       # DTB write accesses
-system.cpu.dtb.data_hits                    345236712                       # DTB hits
-system.cpu.dtb.data_misses                     307275                       # DTB misses
-system.cpu.dtb.data_acv                             2                       # DTB access violations
-system.cpu.dtb.data_accesses                345543987                       # DTB accesses
-system.cpu.itb.fetch_hits                   116217608                       # ITB hits
-system.cpu.itb.fetch_misses                      1594                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               116219202                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.numCycles                        349532518                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles          116536228                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      973715519                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   129267026                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          104850078                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     232359516                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                  756618                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  832                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles         13025                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 116217608                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                170932                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          349287938                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.787716                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.090069                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                152570668     43.68%     43.68% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 21852908      6.26%     49.94% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 15618674      4.47%     54.41% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 24569577      7.03%     61.44% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                 38589117     11.05%     72.49% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                 15690770      4.49%     76.98% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                 12536709      3.59%     80.57% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  3990160      1.14%     81.71% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 63869355     18.29%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            349287938                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.369828                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.785765                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 85729217                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              85771889                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 158922951                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              18492364                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 371517                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             11932000                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                  7014                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              968678626                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 25475                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 371517                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 93246352                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                12124008                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          14162                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 169252951                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              74278948                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              966798475                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                   812                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents               25198716                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents               40147884                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                7202949                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           666569389                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            1151537527                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       1114498375                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups          37039151                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             638967158                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 27602231                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               1366                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts             86                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  87958062                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            245057270                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           102624029                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          35348443                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          4751860                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  877942600                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                  76                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 871652294                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued             10599                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        35560646                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     10943510                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             39                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     349287938                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.495512                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.135180                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            75519507     21.62%     21.62% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            61352705     17.57%     39.19% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            57497159     16.46%     55.65% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            51075272     14.62%     70.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            45041028     12.90%     83.17% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            20641156      5.91%     89.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6            18147367      5.20%     94.27% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7            10284591      2.94%     97.21% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             9729153      2.79%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       349287938                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                 3589516     19.40%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.40% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               11788826     63.72%     83.12% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               3123532     16.88%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass              1276      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             505111201     57.95%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                 7850      0.00%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.95% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd            13300877      1.53%     59.48% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp             3826560      0.44%     59.91% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             3339807      0.38%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  4      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.30% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            244259904     28.02%     88.32% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           101804815     11.68%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              871652294                       # Type of FU issued
-system.cpu.iq.rate                           2.493766                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    18501874                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.021226                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         2041816444                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         876761594                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    835992532                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads            69288555                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes           36778587                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses     34169821                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              855051836                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                35101056                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         65597329                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      7546673                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         5138                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        37094                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      4322829                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         2714                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          4439                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 371517                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 4003286                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                617757                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           966013425                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts             16652                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             245057270                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            102624029                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 538427                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                 92920                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          37094                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         128203                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect        15937                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               144140                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             871030251                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             243869972                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts            622043                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      88070749                       # number of nop insts executed
-system.cpu.iew.exec_refs                    345544428                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                127159642                       # Number of branches executed
-system.cpu.iew.exec_stores                  101674456                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.491986                       # Inst execution rate
-system.cpu.iew.wb_sent                      870623887                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     870162353                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 525000957                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 821946847                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       2.489503                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.638729                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        31811556                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            138434                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    345159794                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.690312                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     3.060061                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    109423104     31.70%     31.70% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     81928646     23.74%     55.44% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     29947333      8.68%     64.11% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     19779535      5.73%     69.85% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     17819278      5.16%     75.01% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      7961935      2.31%     77.31% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      3040960      0.88%     78.20% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      3978860      1.15%     79.35% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     71280143     20.65%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    345159794                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            928587628                       # Number of instructions committed
-system.cpu.commit.committedOps              928587628                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      335811797                       # Number of memory references committed
-system.cpu.commit.loads                     237510597                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                  123111018                       # Number of branches committed
-system.cpu.commit.fp_insts                   33436273                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 821934723                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             18524163                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     86206875      9.28%      9.28% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        486529510     52.39%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult            7040      0.00%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.68% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd       13018262      1.40%     63.08% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp        3826477      0.41%     63.49% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        3187663      0.34%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             4      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.84% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       237510597     25.58%     89.41% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       98301200     10.59%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         928587628                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              71280143                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   1231657697                       # The number of ROB reads
-system.cpu.rob.rob_writes                  1924928764                       # The number of ROB writes
-system.cpu.timesIdled                            3152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          244580                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   842382029                       # Number of Instructions Simulated
-system.cpu.committedOps                     842382029                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.414933                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.414933                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               2.410025                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         2.410025                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               1104176449                       # number of integer regfile reads
-system.cpu.int_regfile_writes               635594518                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                  36406853                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                 24680531                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements            776668                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4091.068449                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           273851879                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780764                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            350.748599                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         371412500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4091.068449                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.998796                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.998796                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          421                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         1011                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         2512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         553379090                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        553379090                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    176443243                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       176443243                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     97408623                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       97408623                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           13                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     273851866                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        273851866                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    273851866                       # number of overall hits
-system.cpu.dcache.overall_hits::total       273851866                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      1554707                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       1554707                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       892577                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       892577                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      2447284                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        2447284                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      2447284                       # number of overall misses
-system.cpu.dcache.overall_misses::total       2447284                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  83708553000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  83708553000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  61914869831                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  61914869831                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 145623422831                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 145623422831                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 145623422831                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 145623422831                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    177997950                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    177997950                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           13                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    276299150                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    276299150                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    276299150                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    276299150                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008734                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.008734                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009080                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.009080                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.008857                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.008857                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.008857                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.008857                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53842.012032                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 53842.012032                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69366.418618                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 69366.418618                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 59504.096309                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 59504.096309                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 59504.096309                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 59504.096309                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        22333                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets        68716                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               347                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets             519                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.360231                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   132.400771                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88604                       # number of writebacks
-system.cpu.dcache.writebacks::total             88604                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       842561                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       842561                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       823959                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       823959                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      1666520                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      1666520                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      1666520                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      1666520                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       712146                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       712146                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        68618                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        68618                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780764                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780764                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780764                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780764                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24226479500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  24226479500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5661245497                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   5661245497                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29887724997                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  29887724997                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29887724997                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  29887724997                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.004001                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004001                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000698                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000698                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002826                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002826                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002826                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002826                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34018.978552                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34018.978552                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82503.796336                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82503.796336                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38280.101282                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 38280.101282                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38280.101282                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 38280.101282                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              4617                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1647.904441                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           116209358                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              6322                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          18381.739639                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1647.904441                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.804641                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.804641                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1705                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1541                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.832520                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         232441538                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        232441538                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    116209358                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       116209358                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     116209358                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        116209358                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    116209358                       # number of overall hits
-system.cpu.icache.overall_hits::total       116209358                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         8250                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          8250                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         8250                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           8250                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         8250                       # number of overall misses
-system.cpu.icache.overall_misses::total          8250                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    354158499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    354158499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    354158499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    354158499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    354158499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    354158499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    116217608                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    116217608                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    116217608                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    116217608                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    116217608                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    116217608                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000071                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000071                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000071                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000071                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000071                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000071                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42928.302909                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 42928.302909                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 42928.302909                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 42928.302909                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 42928.302909                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 42928.302909                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          738                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    61.500000                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         4617                       # number of writebacks
-system.cpu.icache.writebacks::total              4617                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1927                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         1927                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         1927                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         1927                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         1927                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         1927                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6323                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         6323                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         6323                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         6323                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         6323                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         6323                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    263974500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    263974500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    263974500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    263974500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    263974500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    263974500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000054                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41748.299858                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41748.299858                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41748.299858                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 41748.299858                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41748.299858                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 41748.299858                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           259794                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32576.626048                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1207042                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           292532                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.126188                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  2634.083249                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    68.428877                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 29874.113923                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.080386                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002088                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.911686                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.994160                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32738                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          859                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         8617                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        22757                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.999084                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12908126                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12908126                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88604                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88604                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         4617                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         4617                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         1993                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         1993                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         3603                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         3603                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       489324                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       489324                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         3603                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491317                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          494920                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         3603                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491317                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         494920                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66625                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66625                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2720                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2720                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222822                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222822                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2720                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289447                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        292167                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2720                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289447                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       292167                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   5537092500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   5537092500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    216561000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    216561000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  18014278000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  18014278000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    216561000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  23551370500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  23767931500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    216561000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  23551370500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  23767931500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88604                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88604                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         4617                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         4617                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        68618                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        68618                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         6323                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         6323                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       712146                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       712146                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         6323                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780764                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       787087                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         6323                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780764                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       787087                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.970955                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.970955                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.430176                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.430176                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312888                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312888                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.430176                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370723                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.371200                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.430176                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370723                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.371200                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83108.330206                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 83108.330206                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79618.014706                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79618.014706                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80846.047518                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80846.047518                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79618.014706                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81366.780447                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 81350.499885                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79618.014706                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81366.780447                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 81350.499885                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66682                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66682                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66625                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66625                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2720                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2720                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222822                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222822                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2720                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289447                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       292167                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2720                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289447                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       292167                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4870842500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4870842500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    189371000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    189371000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  15786058000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  15786058000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    189371000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  20656900500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  20846271500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    189371000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  20656900500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  20846271500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.970955                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.970955                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.430176                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.430176                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312888                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312888                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.430176                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370723                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.371200                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.430176                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370723                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.371200                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 73108.330206                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 73108.330206                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69621.691176                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69621.691176                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70846.047518                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70846.047518                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69621.691176                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71366.780447                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71350.534112                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69621.691176                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71366.780447                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71350.534112                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1568372                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       781285                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2003                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2003                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        718468                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155286                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         4617                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       881176                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        68618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        68618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         6323                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       712146                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        17262                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2338196                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2355458                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       700096                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55639552                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           56339648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      259794                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1046881                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001913                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.043699                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1044878     99.81%     99.81% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2003      0.19%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1046881                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      877407000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       9483000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1171146499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.7                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             225541                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66682                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           191110                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66625                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66625                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        225541                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       842124                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 842124                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22966272                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22966272                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            549958                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  549958    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              549958                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           877671500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1551270000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
index f8aa50083..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.464395                       # Number of seconds simulated
-sim_ticks                                464394627000                       # Number of ticks simulated
-final_tick                               464394627000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2843750                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2843750                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1422183537                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 289848                       # Number of bytes of host memory used
-host_seconds                                   326.54                       # Real time elapsed on the host
-sim_insts                                   928587629                       # Number of instructions simulated
-sim_ops                                     928587629                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        3715156600                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1657129778                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           5372286378                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   3715156600                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      3715156600                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      737675461                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         737675461                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          928789150                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          237510597                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            1166299747                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          98301200                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             98301200                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999999104                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           3568365527                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             11568364631                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999999104                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999999104                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1588466830                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1588466830                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999999104                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5156832357                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13156831461                       # Total bandwidth to/from this memory (bytes/s)
-system.membus.trans_dist::ReadReq          1166299747                       # Transaction distribution
-system.membus.trans_dist::ReadResp         1166299747                       # Transaction distribution
-system.membus.trans_dist::WriteReq           98301200                       # Transaction distribution
-system.membus.trans_dist::WriteResp          98301200                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1857578300                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    671623594                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             2529201894                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   3715156600                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   2394805239                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              6109961839                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        1264600947                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.734452                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.441624                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               335811797     26.55%     26.55% # Request fanout histogram
-system.membus.snoop_fanout::1               928789150     73.45%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          1264600947                       # Request fanout histogram
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237510597                       # DTB read hits
-system.cpu.dtb.read_misses                     194650                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237705247                       # DTB read accesses
-system.cpu.dtb.write_hits                    98301200                       # DTB write hits
-system.cpu.dtb.write_misses                      6871                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98308071                       # DTB write accesses
-system.cpu.dtb.data_hits                    335811797                       # DTB hits
-system.cpu.dtb.data_misses                     201521                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336013318                       # DTB accesses
-system.cpu.itb.fetch_hits                   928789150                       # ITB hits
-system.cpu.itb.fetch_misses                       105                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               928789255                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.numCycles                        928789255                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928587629                       # Number of instructions committed
-system.cpu.committedOps                     928587629                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             822136244                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               33439365                       # Number of float alu accesses
-system.cpu.num_func_calls                    37048314                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     79645038                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    822136244                       # number of integer instructions
-system.cpu.num_fp_insts                      33439365                       # number of float instructions
-system.cpu.num_int_register_reads          1066359180                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          614731604                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             35725528                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            24235554                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     336013318                       # number of memory refs
-system.cpu.num_load_insts                   237705247                       # Number of load instructions
-system.cpu.num_store_insts                   98308071                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  928789255                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         123111018                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              86206875      9.28%      9.28% # Class of executed instruction
-system.cpu.op_class::IntAlu                 486529511     52.38%     61.66% # Class of executed instruction
-system.cpu.op_class::IntMult                     7040      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::FloatAdd                13018262      1.40%     63.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 3826477      0.41%     63.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 3187663      0.34%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMult                      4      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::MemRead                237705247     25.59%     89.42% # Class of executed instruction
-system.cpu.op_class::MemWrite                98308071     10.58%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  928789150                       # Class of executed instruction
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
index fa790fe39..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,548 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.288319                       # Number of seconds simulated
-sim_ticks                                1288319411500                       # Number of ticks simulated
-final_tick                               1288319411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1388114                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1388114                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1925865262                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 260804                       # Number of bytes of host memory used
-host_seconds                                   668.96                       # Real time elapsed on the host
-sim_insts                                   928587629                       # Number of instructions simulated
-sim_ops                                     928587629                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            137024                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18511872                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18648896                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       137024                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          137024                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4267712                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4267712                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2141                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             289248                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                291389                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66683                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66683                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               106359                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             14369008                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                14475367                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          106359                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             106359                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3312619                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3312619                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3312619                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              106359                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            14369008                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               17787986                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    237510597                       # DTB read hits
-system.cpu.dtb.read_misses                     194650                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                237705247                       # DTB read accesses
-system.cpu.dtb.write_hits                    98301200                       # DTB write hits
-system.cpu.dtb.write_misses                      6871                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                98308071                       # DTB write accesses
-system.cpu.dtb.data_hits                    335811797                       # DTB hits
-system.cpu.dtb.data_misses                     201521                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                336013318                       # DTB accesses
-system.cpu.itb.fetch_hits                   928789151                       # ITB hits
-system.cpu.itb.fetch_misses                       105                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               928789256                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   37                       # Number of system calls
-system.cpu.numCycles                       2576638823                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   928587629                       # Number of instructions committed
-system.cpu.committedOps                     928587629                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             822136244                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               33439365                       # Number of float alu accesses
-system.cpu.num_func_calls                    37048314                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     79645038                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    822136244                       # number of integer instructions
-system.cpu.num_fp_insts                      33439365                       # number of float instructions
-system.cpu.num_int_register_reads          1066359180                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          614731604                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             35725528                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            24235554                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     336013318                       # number of memory refs
-system.cpu.num_load_insts                   237705247                       # Number of load instructions
-system.cpu.num_store_insts                   98308071                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 2576638823                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         123111018                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              86206875      9.28%      9.28% # Class of executed instruction
-system.cpu.op_class::IntAlu                 486529511     52.38%     61.66% # Class of executed instruction
-system.cpu.op_class::IntMult                     7040      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.67% # Class of executed instruction
-system.cpu.op_class::FloatAdd                13018262      1.40%     63.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 3826477      0.41%     63.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 3187663      0.34%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatMult                      4      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.82% # Class of executed instruction
-system.cpu.op_class::MemRead                237705247     25.59%     89.42% # Class of executed instruction
-system.cpu.op_class::MemWrite                98308071     10.58%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  928789150                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            776432                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4094.180330                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           335031269                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            780528                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            429.236708                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1104319500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4094.180330                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999556                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999556                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          995                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         2427                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         672404122                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        672404122                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    236799083                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       236799083                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     98232186                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       98232186                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     335031269                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        335031269                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    335031269                       # number of overall hits
-system.cpu.dcache.overall_hits::total       335031269                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       711514                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        711514                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        69014                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        69014                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       780528                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         780528                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       780528                       # number of overall misses
-system.cpu.dcache.overall_misses::total        780528                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  20157098000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  20157098000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   4162936000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   4162936000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  24320034000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  24320034000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  24320034000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  24320034000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    237510597                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    237510597                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     98301200                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    335811797                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    335811797                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    335811797                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    335811797                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002996                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002996                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000702                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000702                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002324                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002324                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002324                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002324                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28329.868421                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 28329.868421                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60320.166923                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 60320.166923                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 31158.438903                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 31158.438903                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 31158.438903                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 31158.438903                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88866                       # number of writebacks
-system.cpu.dcache.writebacks::total             88866                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       711514                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       711514                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69014                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69014                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       780528                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       780528                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       780528                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       780528                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19445584000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  19445584000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4093922000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   4093922000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23539506000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  23539506000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23539506000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  23539506000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002996                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002996                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000702                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002324                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002324                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002324                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27329.868421                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27329.868421                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59320.166923                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59320.166923                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30158.438903                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 30158.438903                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30158.438903                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 30158.438903                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              4618                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1474.418872                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           928782983                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              6168                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          150580.898671                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1474.418872                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.719931                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.719931                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1550                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1428                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.756836                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1857584470                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1857584470                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    928782983                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       928782983                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     928782983                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        928782983                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    928782983                       # number of overall hits
-system.cpu.icache.overall_hits::total       928782983                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         6168                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          6168                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         6168                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           6168                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         6168                       # number of overall misses
-system.cpu.icache.overall_misses::total          6168                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    185126500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    185126500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    185126500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    185126500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    185126500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    185126500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    928789151                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    928789151                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    928789151                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    928789151                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    928789151                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    928789151                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 30014.023995                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 30014.023995                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 30014.023995                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 30014.023995                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 30014.023995                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 30014.023995                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         4618                       # number of writebacks
-system.cpu.icache.writebacks::total              4618                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6168                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         6168                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         6168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         6168                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         6168                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         6168                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    178958500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    178958500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    178958500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    178958500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    178958500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    178958500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29014.023995                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29014.023995                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29014.023995                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 29014.023995                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29014.023995                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 29014.023995                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           258847                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32654.651136                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1207020                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           291581                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.139570                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  2500.518191                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    47.895472                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 30106.237473                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.076310                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001462                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.918769                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.996541                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32734                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1142                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        31154                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.998962                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12902563                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12902563                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88866                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88866                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         4618                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         4618                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         2366                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         4027                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         4027                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       488914                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       488914                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         4027                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       491280                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          495307                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         4027                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       491280                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         495307                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66648                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66648                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2141                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2141                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222600                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222600                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2141                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       289248                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        291389                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2141                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       289248                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       291389                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   3965557000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   3965557000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    127415500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    127415500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13244711500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  13244711500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    127415500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  17210268500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  17337684000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    127415500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  17210268500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  17337684000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88866                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88866                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         4618                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69014                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69014                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         6168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         6168                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       711514                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       711514                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         6168                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       780528                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       786696                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         6168                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       780528                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       786696                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.965717                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.965717                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.347114                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.347114                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312854                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312854                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.347114                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.370580                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.370396                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.347114                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.370580                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.370396                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.015004                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.015004                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59512.143858                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59512.143858                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59500.051662                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59500.051662                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59512.143858                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59500.043216                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59500.132126                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59512.143858                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59500.043216                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59500.132126                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66683                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66683                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66648                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66648                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2141                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2141                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222600                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222600                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2141                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       289248                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       291389                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2141                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       289248                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       291389                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3299077000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   3299077000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    106005500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    106005500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  11018711500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11018711500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    106005500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  14317788500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  14423794000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    106005500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  14317788500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  14423794000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.965717                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.965717                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.347114                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312854                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312854                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.370580                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.370396                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.347114                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.370580                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.370396                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.015004                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.015004                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49512.143858                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49512.143858                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49500.051662                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49500.051662                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49512.143858                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49500.043216                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.132126                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49512.143858                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49500.043216                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.132126                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1567746                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       781050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1718                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1718                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        717682                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155549                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         4618                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       879730                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69014                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69014                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         6168                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       711514                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        16954                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2337488                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2354442                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       690304                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55641216                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           56331520                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      258847                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1045543                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.001643                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.040503                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1043825     99.84%     99.84% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1718      0.16%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1045543                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      877357000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       9252000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1170792000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             224741                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66683                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           190447                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66648                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66648                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        224741                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       839908                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 839908                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22916608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22916608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            548519                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  548519    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              548519                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           815264000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1456945000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt
index b04619cac..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/minor-timing/stats.txt
@@ -1,906 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.489946                       # Number of seconds simulated
-sim_ticks                                489945697500                       # Number of ticks simulated
-final_tick                               489945697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 235921                       # Simulator instruction rate (inst/s)
-host_op_rate                                   290449                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              180421993                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 280028                       # Number of bytes of host memory used
-host_seconds                                  2715.55                       # Real time elapsed on the host
-sim_insts                                   640655085                       # Number of instructions simulated
-sim_ops                                     788730744                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            163712                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18473856                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18637568                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       163712                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          163712                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4230272                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4230272                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               2558                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             288654                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                291212                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66098                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66098                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               334143                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             37705926                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                38040069                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          334143                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             334143                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           8634165                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                8634165                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           8634165                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              334143                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            37705926                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               46674234                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        291212                       # Number of read requests accepted
-system.physmem.writeReqs                        66098                       # Number of write requests accepted
-system.physmem.readBursts                      291212                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66098                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 18617024                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     20544                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4228864                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  18637568                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4230272                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      321                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               18282                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               18130                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               18217                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               18178                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18288                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               18411                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               18177                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               17990                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               18028                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               18056                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              18107                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              18202                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              18216                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              18274                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              18077                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              18258                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4171                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4099                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4134                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4146                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4225                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4224                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4173                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4094                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4097                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4095                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4138                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    489945603000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  291212                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66098                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    290509                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       369                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        13                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      903                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      903                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4014                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     4018                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4018                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     4018                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4018                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4019                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4019                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       110179                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      207.337369                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     135.107709                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     257.005441                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          44928     40.78%     40.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        43473     39.46%     80.23% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         9308      8.45%     88.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         1919      1.74%     90.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          694      0.63%     91.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          753      0.68%     91.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          467      0.42%     92.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          575      0.52%     92.68% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8062      7.32%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         110179                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4017                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        48.520538                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       34.272045                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      506.481387                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           4015     99.95%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::31744-32767            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4017                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4017                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.449091                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.428808                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.834669                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3115     77.55%     77.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                902     22.45%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4017                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     3297540750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                8751747000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   1454455000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       11336.00                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  30086.00                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          38.00                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           8.63                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       38.04                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        8.63                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.36                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.30                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.07                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        22.85                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     195161                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     51618                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   67.09                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  78.09                       # Row buffer hit rate for writes
-system.physmem.avgGap                      1371205.96                       # Average gap between requests
-system.physmem.pageHitRate                      69.13                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  417417840                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  227757750                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1136210400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                215563680                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            32000629440                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           104435392590                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           202355359500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             340788331200                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              695.568361                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   335944764000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     16360240000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    137638069000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  415474920                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  226697625                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1132396200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                212608800                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            32000629440                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           104010891930                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           202727728500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             340726427415                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              695.442012                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   336564996750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     16360240000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    137017032000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               144591747                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          96197702                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect             97552                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             81370677                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                61978792                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             76.168461                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                19276085                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               1317                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        15994685                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           15989167                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             5518                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         8032                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  673                       # Number of system calls
-system.cpu.numCycles                        979891395                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   640655085                       # Number of instructions committed
-system.cpu.committedOps                     788730744                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       6653282                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.529515                       # CPI: cycles per instruction
-system.cpu.ipc                               0.653802                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               385757467     48.91%     48.91% # Class of committed instruction
-system.cpu.op_class_0::IntMult                5173441      0.66%     49.56% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.56% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd            637528      0.08%     49.65% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.65% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp           3187668      0.40%     50.05% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt           2550131      0.32%     50.37% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.37% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc         10203074      1.29%     51.67% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     51.67% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     51.67% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     51.67% # Class of committed instruction
-system.cpu.op_class_0::MemRead              252240938     31.98%     83.65% # Class of committed instruction
-system.cpu.op_class_0::MemWrite             128980497     16.35%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                788730744                       # Class of committed instruction
-system.cpu.tickCycles                       924243701                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        55647694                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements            778302                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4092.104499                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           378448234                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            782398                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            483.702967                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         792959500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4092.104499                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999049                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999049                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          971                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         1499                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1413                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         759382252                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        759382252                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    249619506                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       249619506                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    128813766                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      128813766                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         3484                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          3484                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         5739                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         5739                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         5739                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     378433272                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        378433272                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    378436756                       # number of overall hits
-system.cpu.dcache.overall_hits::total       378436756                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       713841                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        713841                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       137711                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       137711                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data          141                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total          141                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       851552                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         851552                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       851693                       # number of overall misses
-system.cpu.dcache.overall_misses::total        851693                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  25188260500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  25188260500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  10109820000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  10109820000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  35298080500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  35298080500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  35298080500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  35298080500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    250333347                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    250333347                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         3625                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         3625                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         5739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    379284824                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    379284824                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    379288449                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    379288449                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002852                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002852                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001068                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001068                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.038897                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.038897                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002245                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002245                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002246                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002246                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35285.533473                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 35285.533473                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73413.307579                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 73413.307579                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 41451.468025                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 41451.468025                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 41444.605627                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 41444.605627                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88712                       # number of writebacks
-system.cpu.dcache.writebacks::total             88712                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          904                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          904                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        68389                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        68389                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        69293                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        69293                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        69293                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        69293                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       712937                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       712937                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69322                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69322                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          139                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total          139                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       782259                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       782259                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       782398                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       782398                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24459771500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  24459771500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5070040000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   5070040000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1788000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1788000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  29529811500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  29529811500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  29531599500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  29531599500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002848                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002848                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000538                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.038345                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038345                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002062                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002062                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002063                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002063                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34308.461337                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34308.461337                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73137.532097                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73137.532097                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12863.309353                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12863.309353                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37749.404609                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 37749.404609                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37744.983372                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 37744.983372                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             24859                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1712.892625                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           252585994                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             26612                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           9491.432211                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1712.892625                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.836373                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.836373                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1753                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1599                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.855957                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         505251826                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        505251826                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    252585994                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       252585994                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     252585994                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        252585994                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    252585994                       # number of overall hits
-system.cpu.icache.overall_hits::total       252585994                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        26613                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         26613                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        26613                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          26613                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        26613                       # number of overall misses
-system.cpu.icache.overall_misses::total         26613                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    516729500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    516729500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    516729500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    516729500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    516729500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    516729500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    252612607                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    252612607                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    252612607                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    252612607                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    252612607                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    252612607                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000105                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000105                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000105                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000105                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000105                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000105                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19416.431819                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 19416.431819                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 19416.431819                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 19416.431819                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 19416.431819                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 19416.431819                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        24859                       # number of writebacks
-system.cpu.icache.writebacks::total             24859                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        26613                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        26613                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        26613                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        26613                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        26613                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        26613                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    490117500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    490117500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    490117500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    490117500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    490117500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    490117500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000105                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000105                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000105                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000105                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000105                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000105                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18416.469395                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18416.469395                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18416.469395                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 18416.469395                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18416.469395                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 18416.469395                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           258808                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32560.749490                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1247790                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           291552                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.279820                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  2632.544658                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    88.421700                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 29839.783132                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.080339                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.002698                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.910638                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.993675                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32744                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         3136                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        28951                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.999268                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         13231738                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        13231738                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88712                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88712                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        23528                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        23528                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         3231                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         3231                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        24049                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        24049                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       490486                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       490486                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        24049                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       493717                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          517766                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        24049                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       493717                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         517766                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66091                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66091                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2564                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2564                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222590                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222590                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2564                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       288681                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        291245                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2564                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       288681                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       291245                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   4932129000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   4932129000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    196405000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    196405000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  18239788500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  18239788500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    196405000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  23171917500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  23368322500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    196405000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  23171917500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  23368322500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88712                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88712                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        23528                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        23528                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69322                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69322                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        26613                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        26613                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       713076                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       713076                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        26613                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       782398                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       809011                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        26613                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       782398                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       809011                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.953391                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.953391                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.096344                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.096344                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312155                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312155                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.096344                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.368970                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.360001                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.096344                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.368970                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.360001                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74626.333389                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74626.333389                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76601.014041                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76601.014041                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81943.431870                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81943.431870                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76601.014041                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80268.245919                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 80235.961132                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76601.014041                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80268.245919                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 80235.961132                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66098                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66098                       # number of writebacks
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            5                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           27                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            5                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           27                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            5                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           27                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           32                       # number of overall MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66091                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66091                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2559                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2559                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222563                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222563                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2559                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       288654                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       291213                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2559                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       288654                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       291213                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   4271219000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4271219000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    170500500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    170500500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  16012410500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  16012410500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    170500500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  20283629500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  20454130000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    170500500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  20283629500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  20454130000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.953391                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.953391                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.096156                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.096156                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312117                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312117                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.096156                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.368935                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.359962                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.096156                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.368935                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.359962                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64626.333389                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64626.333389                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66627.784291                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66627.784291                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71945.518797                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71945.518797                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66627.784291                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70269.698324                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70237.695433                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66627.784291                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70269.698324                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70237.695433                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1612172                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       803221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         3314                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         2027                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2012                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        739688                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       154810                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        24859                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       882300                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69322                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69322                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        26613                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       713076                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        78084                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2343098                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2421182                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      3294144                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55751040                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           59045184                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      258808                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1067819                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.005072                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.071235                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1062418     99.49%     99.49% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               5386      0.50%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                 15      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1067819                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      919657000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      39920495                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1173610473                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             225121                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66098                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           190682                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66091                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66091                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        225121                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       839204                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 839204                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22867840                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22867840                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            547992                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  547992    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              547992                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           916865000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1554037500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
index 2624c980a..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -1,1232 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.326731                       # Number of seconds simulated
-sim_ticks                                326731324000                       # Number of ticks simulated
-final_tick                               326731324000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 138534                       # Simulator instruction rate (inst/s)
-host_op_rate                                   170554                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               70652444                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 277336                       # Number of bytes of host memory used
-host_seconds                                  4624.49                       # Real time elapsed on the host
-sim_insts                                   640649299                       # Number of instructions simulated
-sim_ops                                     788724958                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            227072                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          47957824                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher     12822400                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             61007296                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       227072                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          227072                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4245376                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4245376                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               3548                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             749341                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher       200350                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                953239                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66334                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66334                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               694981                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            146780613                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher     39244477                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               186720071                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          694981                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             694981                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          12993477                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               12993477                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          12993477                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              694981                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           146780613                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher     39244477                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              199713548                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        953240                       # Number of read requests accepted
-system.physmem.writeReqs                        66334                       # Number of write requests accepted
-system.physmem.readBursts                      953240                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      66334                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 60987072                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     20288                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   4240192                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  61007360                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                4245376                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      317                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                      64                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               19685                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               19287                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              657567                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               20052                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               19480                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               20770                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               19386                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               19760                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               19321                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               19768                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              19303                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              19444                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              19433                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              20871                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              19269                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              19527                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                4288                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                4110                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                4140                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                4154                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                4242                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                4232                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                4174                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                4095                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                4095                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               4095                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               4097                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               4098                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               4095                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               4096                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               4146                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    326731313500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  953240                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  66334                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    759877                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    120823                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     14314                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      6736                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      6450                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      7728                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      8758                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      9260                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      8005                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      3769                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                     2825                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                     2023                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                     1473                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      882                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      576                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      601                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     1013                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     1770                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     2625                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     3363                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     3862                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     4189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     4478                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     4705                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     4914                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     5084                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     5227                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     5048                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     4894                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     4176                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     4054                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     4028                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      114                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       85                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       81                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       85                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                       81                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                       80                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       97                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                       82                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       75                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                       71                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                       72                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                       71                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                       64                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                       66                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       58                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                       65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       53                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       44                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       42                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       19                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples       187141                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      348.533437                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     199.264052                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     368.938471                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          57976     30.98%     30.98% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        60329     32.24%     63.22% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        15964      8.53%     71.75% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2811      1.50%     73.25% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2834      1.51%     74.76% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         2850      1.52%     76.29% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         2680      1.43%     77.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023        20043     10.71%     88.43% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        21654     11.57%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total         187141                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          4039                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean       232.424858                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::gmean       40.579593                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev     3031.486386                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-4095           4013     99.36%     99.36% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-8191           12      0.30%     99.65% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8192-12287            1      0.02%     99.68% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12288-16383            4      0.10%     99.78% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::16384-20479            4      0.10%     99.88% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::24576-28671            1      0.02%     99.90% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::53248-57343            1      0.02%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::57344-61439            1      0.02%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::106496-110591            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::118784-122879            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            4039                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          4039                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.403318                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.369585                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.145225                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               3419     84.65%     84.65% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 15      0.37%     85.02% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                455     11.27%     96.29% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                 68      1.68%     97.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                 26      0.64%     98.61% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 15      0.37%     98.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 15      0.37%     99.36% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  7      0.17%     99.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                  9      0.22%     99.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                  4      0.10%     99.85% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::27                  3      0.07%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28                  1      0.02%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::29                  1      0.02%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32                  1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            4039                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    12733277648                       # Total ticks spent queuing
-system.physmem.totMemAccLat               30600583898                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   4764615000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       13362.34                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  32112.34                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         186.66                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          12.98                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      186.72                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       12.99                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.56                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.46                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.10                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.09                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        25.20                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     805882                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     26140                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   84.57                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  39.44                       # Row buffer hit rate for writes
-system.physmem.avgGap                       320458.66                       # Average gap between requests
-system.physmem.pageHitRate                      81.64                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  905544360                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  494096625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                6208534800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                216665280                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            21340194720                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           220053154905                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             3007065000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             252225255690                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              771.975754                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE     3732596290                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     10910120000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    312084210210                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  509143320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  277806375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1223765400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                212654160                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            21340194720                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            86358123315                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           120283389750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             230205077040                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              704.579541                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   199538723813                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     10910120000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    116279470187                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               174663372                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         119116658                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           4015834                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             96720842                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                67756635                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             70.053810                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                18785000                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect            1299597                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        16716087                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits           16701520                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            14567                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted      1279491                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  673                       # Number of system calls
-system.cpu.numCycles                        653462649                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           34330546                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      824287133                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   174663372                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          103243155                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     614749504                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 8068361                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                 2074                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles            17                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles         3172                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 247743048                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                 12728                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          653119493                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.556506                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.252668                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                191049151     29.25%     29.25% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                148339787     22.71%     51.96% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 72947000     11.17%     63.13% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                240783555     36.87%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            653119493                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.267289                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.261414                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 75090408                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             234264663                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 277765642                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              61977614                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                4021166                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             20809487                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 13114                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              924578192                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts              11804661                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                4021166                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                118033326                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles               133536652                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         207511                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 294559211                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles             102761627                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              906540244                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts               6891569                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents              27986936                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2218724                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents               49336465                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                 494906                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           980929615                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            4376071754                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       1001832293                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups          34457071                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             874778230                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                106151385                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               6850                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts           6837                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                 138811891                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            271881167                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           160584857                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           6164108                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         12154940                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  899826382                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded               12579                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 860025252                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           9216952                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined       111114003                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    248251839                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            425                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     653119493                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.316796                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.093773                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           190460700     29.16%     29.16% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           182404327     27.93%     57.09% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           175564310     26.88%     83.97% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            92270630     14.13%     98.10% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            12417215      1.90%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                2311      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       653119493                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                66606660     24.62%     24.62% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                  18142      0.01%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     24.63% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt            636889      0.24%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     24.87% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead              134118538     49.58%     74.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite              69109914     25.55%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             413086253     48.03%     48.03% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult              5187655      0.60%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     48.64% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd          637528      0.07%     48.71% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     48.71% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp         3187674      0.37%     49.08% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt         2550149      0.30%     49.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     49.38% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc       11478193      1.33%     50.71% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.71% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.71% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.71% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            266665790     31.01%     81.72% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           157232010     18.28%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              860025252                       # Type of FU issued
-system.cpu.iq.rate                           1.316105                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                   270490143                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.314514                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         2595335329                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         980330228                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    820077465                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads            57541763                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes           30641547                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses     24878664                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses             1098495276                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                32020119                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         13987051                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads     19640229                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses          121                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        18814                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores     31604361                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads      1918936                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked         18556                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                4021166                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                10589336                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                 14351                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           899849213                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             271881167                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            160584857                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               6839                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                    943                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                 11501                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          18814                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        3295227                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      3290376                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              6585603                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             850170088                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             263374256                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           9855164                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                         10252                       # number of nop insts executed
-system.cpu.iew.exec_refs                    416063199                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                143379422                       # Number of branches executed
-system.cpu.iew.exec_stores                  152688943                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.301023                       # Inst execution rate
-system.cpu.iew.wb_sent                      846292107                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     844956129                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 487338276                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 808096579                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.293044                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.603069                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       103168329                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls           12154                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts           4002820                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    638538795                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.235211                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.072799                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    348204518     54.53%     54.53% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    137237104     21.49%     76.02% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     51340026      8.04%     84.06% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     28219441      4.42%     88.48% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     14379877      2.25%     90.74% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5     14774087      2.31%     93.05% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      7871873      1.23%     94.28% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      6561542      1.03%     95.31% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     29950327      4.69%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    638538795                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            640654411                       # Number of instructions committed
-system.cpu.commit.committedOps              788730070                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      381221434                       # Number of memory references committed
-system.cpu.commit.loads                     252240938                       # Number of loads committed
-system.cpu.commit.membars                        5740                       # Number of memory barriers committed
-system.cpu.commit.branches                  137364860                       # Number of branches committed
-system.cpu.commit.fp_insts                   24239771                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 682251399                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             19275340                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        385756794     48.91%     48.91% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult         5173441      0.66%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     49.56% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd       637528      0.08%     49.65% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     49.65% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp      3187668      0.40%     50.05% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt      2550131      0.32%     50.37% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     50.37% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc     10203074      1.29%     51.67% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     51.67% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     51.67% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     51.67% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       252240938     31.98%     83.65% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite      128980496     16.35%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         788730070                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              29950327                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   1500478116                       # The number of ROB reads
-system.cpu.rob.rob_writes                  1798380886                       # The number of ROB writes
-system.cpu.timesIdled                            9234                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          343156                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   640649299                       # Number of Instructions Simulated
-system.cpu.committedOps                     788724958                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               1.020001                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         1.020001                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.980392                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.980392                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                868460109                       # number of integer regfile reads
-system.cpu.int_regfile_writes               500697086                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                  30616061                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                 22959483                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                3322370942                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                369203387                       # number of cc regfile writes
-system.cpu.misc_regfile_reads               632347857                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                6386808                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           2756452                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.912722                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           371048240                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           2756964                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            134.585813                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         268220000                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.912722                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999830                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999830                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         751744798                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        751744798                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    243125245                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       243125245                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    127906950                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      127906950                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         3157                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          3157                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         5738                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         5738                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         5739                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     371032195                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        371032195                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    371035352                       # number of overall hits
-system.cpu.dcache.overall_hits::total       371035352                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      2401911                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       2401911                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1044527                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1044527                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data          647                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total          647                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data      3446438                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        3446438                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      3447085                       # number of overall misses
-system.cpu.dcache.overall_misses::total       3447085                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  68215511500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  68215511500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  10001211350                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  10001211350                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       165500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total       165500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  78216722850                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  78216722850                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  78216722850                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  78216722850                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    245527156                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    245527156                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         3804                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         3804                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5741                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         5741                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    374478633                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    374478633                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    374482437                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    374482437                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.009783                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.009783                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.008100                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.008100                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.170084                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.170084                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000523                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000523                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.009203                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.009203                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.009205                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.009205                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28400.515881                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 28400.515881                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9574.871066                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total  9574.871066                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 55166.666667                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55166.666667                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 22694.945579                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 22694.945579                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 22690.685855                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 22690.685855                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets       351776                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets            4812                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    73.103907                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      2756452                       # number of writebacks
-system.cpu.dcache.writebacks::total           2756452                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       366436                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       366436                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       323495                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       323495                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       689931                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       689931                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       689931                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       689931                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2035475                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      2035475                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       721032                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       721032                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          642                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total          642                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      2756507                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      2756507                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      2757149                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      2757149                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  63009195000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  63009195000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   5955069850                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   5955069850                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      5660000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5660000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  68964264850                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  68964264850                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  68969924850                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  68969924850                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008290                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005591                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005591                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.168770                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.168770                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007361                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.007361                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007363                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.007363                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30955.523895                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30955.523895                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  8259.092315                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  8259.092315                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data  8816.199377                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8816.199377                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 25018.715661                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 25018.715661                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25014.942917                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 25014.942917                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements           1979880                       # number of replacements
-system.cpu.icache.tags.tagsinuse           510.626245                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           245759391                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs           1980390                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            124.096461                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle         258109500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   510.626245                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.997317                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.997317                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         497466609                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        497466609                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    245759426                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       245759426                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     245759426                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        245759426                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    245759426                       # number of overall hits
-system.cpu.icache.overall_hits::total       245759426                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst      1983591                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total       1983591                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst      1983591                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total        1983591                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst      1983591                       # number of overall misses
-system.cpu.icache.overall_misses::total       1983591                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst  16128682925                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total  16128682925                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst  16128682925                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total  16128682925                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst  16128682925                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total  16128682925                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    247743017                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    247743017                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    247743017                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    247743017                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    247743017                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    247743017                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.008007                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.008007                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.008007                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.008007                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.008007                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.008007                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst  8131.052684                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total  8131.052684                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst  8131.052684                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total  8131.052684                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst  8131.052684                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total  8131.052684                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs        75472                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets           75                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs              2912                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    25.917582                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets           15                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks      1979880                       # number of writebacks
-system.cpu.icache.writebacks::total           1979880                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3014                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         3014                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         3014                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         3014                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         3014                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         3014                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1980577                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total      1980577                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst      1980577                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total      1980577                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst      1980577                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total      1980577                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  15098139938                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total  15098139938                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst  15098139938                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total  15098139938                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst  15098139938                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total  15098139938                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.007994                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007994                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.007994                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.007994                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.007994                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.007994                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst  7623.101721                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  7623.101721                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst  7623.101721                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total  7623.101721                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst  7623.101721                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total  7623.101721                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued      1350865                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified      1355053                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit         3664                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage      4790051                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements           301370                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        16350.432681                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            7222107                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           317734                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            22.730041                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      44242160500                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  9843.702780                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher  6506.729901                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.600812                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.397139                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.997951                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022         6334                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        10030                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1           17                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2          193                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3         1704                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4         4420                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2583                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         6932                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.386597                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.612183                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        142338236                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       142338236                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       736314                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       736314                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks      3356496                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total      3356496                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       718501                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       718501                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst      1976843                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total      1976843                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1287256                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      1287256                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst      1976843                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      2005757                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         3982600                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst      1976843                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      2005757                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        3982600                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data          185                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total          185                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data         2346                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         2346                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3550                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3550                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       748861                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       748861                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3550                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       751207                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        754757                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3550                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       751207                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       754757                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    195074000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    195074000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    261372000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    261372000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  51585571000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  51585571000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    261372000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  51780645000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  52042017000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    261372000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  51780645000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  52042017000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       736314                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       736314                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks      3356496                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total      3356496                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data          185                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total          185                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       720847                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       720847                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst      1980393                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total      1980393                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      2036117                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      2036117                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst      1980393                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      2756964                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      4737357                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst      1980393                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      2756964                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      4737357                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.003255                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.003255                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.001793                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.001793                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.367789                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.367789                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.001793                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.272476                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.159320                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.001793                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.272476                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.159320                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83151.747656                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 83151.747656                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73625.915493                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73625.915493                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 68885.375257                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 68885.375257                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73625.915493                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 68929.928768                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 68952.016344                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73625.915493                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 68929.928768                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 68952.016344                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.unused_prefetches             2695                       # number of HardPF blocks evicted w/o reference
-system.cpu.l2cache.writebacks::writebacks        66334                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66334                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data          963                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total          963                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data          903                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total          903                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data         1866                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total         1867                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data         1866                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total         1867                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher       200438                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total       200438                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data          185                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total          185                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1383                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1383                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3549                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3549                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       747958                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       747958                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3549                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       749341                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       752890                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3549                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       749341                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher       200438                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       953328                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher  16667426112                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total  16667426112                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      2605000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total      2605000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    137246500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    137246500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    240029500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    240029500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  47054888500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  47054888500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    240029500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  47192135000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  47432164500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    240029500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  47192135000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher  16667426112                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  64099590612                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.001919                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.001919                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.001792                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.001792                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.367345                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.367345                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.001792                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.271799                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.158926                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.001792                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.271799                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.201236                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 83155.021064                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 83155.021064                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14081.081081                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14081.081081                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 99238.250181                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 99238.250181                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67632.995210                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67632.995210                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 62911.137390                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62911.137390                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67632.995210                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 62978.183497                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63000.125516                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67632.995210                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62978.183497                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 83155.021064                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67237.708965                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      9474058                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      4736544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests       643707                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops       759527                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops       116739                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops       642788                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       4016692                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       802648                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean      4000018                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       986541                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq       243725                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq          185                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp          185                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       720847                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       720847                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq      1980577                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      2036117                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      5940848                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      8270750                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          14211598                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side    253457344                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    352858624                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          606315968                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1296784                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      6034326                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.339099                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.661177                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            4630880     76.74%     76.74% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1             760658     12.61%     89.35% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2             642788     10.65%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        6034326                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     9473361000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          2.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy    2970865494                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    4135548979                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             951856                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66334                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           227102                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              185                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1383                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1383                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        951857                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      2200100                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                2200100                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     65252672                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                65252672                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           1246861                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 1246861    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             1246861                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          1754485252                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         5014122383                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
index f8c904908..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.395727                       # Number of seconds simulated
-sim_ticks                                395726778500                       # Number of ticks simulated
-final_tick                               395726778500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1575908                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1940150                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              973424664                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 311080                       # Number of bytes of host memory used
-host_seconds                                   406.53                       # Real time elapsed on the host
-sim_insts                                   640654411                       # Number of instructions simulated
-sim_ops                                     788730070                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        2573511596                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1144718516                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           3718230112                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   2573511596                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      2573511596                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      523317413                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         523317413                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          643377899                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          250335238                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             893713137                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         128957216                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            128957216                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           6503253598                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2892699151                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              9395952748                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      6503253598                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         6503253598                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1322421027                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1322421027                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          6503253598                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          4215120178                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            10718373776                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  673                       # Number of system calls
-system.cpu.numCycles                        791453558                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   640654411                       # Number of instructions committed
-system.cpu.committedOps                     788730070                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             682251400                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               24239771                       # Number of float alu accesses
-system.cpu.num_func_calls                    37261296                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     91575866                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    682251400                       # number of integer instructions
-system.cpu.num_fp_insts                      24239771                       # number of float instructions
-system.cpu.num_int_register_reads          1320162254                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          468423268                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             28064643                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            21684311                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           2369173294                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           351919006                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     381221435                       # number of memory refs
-system.cpu.num_load_insts                   252240938                       # Number of load instructions
-system.cpu.num_store_insts                  128980497                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               791453557.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         137364860                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 385757467     48.91%     48.91% # Class of executed instruction
-system.cpu.op_class::IntMult                  5173441      0.66%     49.56% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd              637528      0.08%     49.65% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     49.65% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp             3187668      0.40%     50.05% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt             2550131      0.32%     50.37% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.37% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc           10203074      1.29%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::MemRead                252240938     31.98%     83.65% # Class of executed instruction
-system.cpu.op_class::MemWrite               128980497     16.35%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  788730744                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           893703778                       # Transaction distribution
-system.membus.trans_dist::ReadResp          893709517                       # Transaction distribution
-system.membus.trans_dist::WriteReq          128951477                       # Transaction distribution
-system.membus.trans_dist::WriteResp         128951477                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq              3620                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp             3620                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq          5739                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq           5739                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp          5739                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1286755798                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    758584908                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             2045340706                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   2573511596                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   1668035929                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              4241547525                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        1022670353                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.629116                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.483042                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               379292454     37.09%     37.09% # Request fanout histogram
-system.membus.snoop_fanout::1               643377899     62.91%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          1022670353                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
index c2f10176e..e69de29bb 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
@@ -1,659 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.045756                       # Number of seconds simulated
-sim_ticks                                1045756396500                       # Number of ticks simulated
-final_tick                               1045756396500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 744148                       # Simulator instruction rate (inst/s)
-host_op_rate                                   914231                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1217137628                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 277972                       # Number of bytes of host memory used
-host_seconds                                   859.19                       # Real time elapsed on the host
-sim_insts                                   639366787                       # Number of instructions simulated
-sim_ops                                     785501035                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            112576                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          18470976                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             18583552                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       112576                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          112576                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      4230272                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           4230272                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               1759                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             288609                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                290368                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           66098                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                66098                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst               107650                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             17662790                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                17770441                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          107650                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             107650                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           4045179                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                4045179                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           4045179                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              107650                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            17662790                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               21815620                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  673                       # Number of system calls
-system.cpu.numCycles                       2091512793                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   639366787                       # Number of instructions committed
-system.cpu.committedOps                     785501035                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             682251400                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses               24239771                       # Number of float alu accesses
-system.cpu.num_func_calls                    37261296                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     91575866                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    682251400                       # number of integer instructions
-system.cpu.num_fp_insts                      24239771                       # number of float instructions
-system.cpu.num_int_register_reads          1323974869                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          468423268                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads             28064643                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes            21684311                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           3116296060                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           351919006                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     381221435                       # number of memory refs
-system.cpu.num_load_insts                   252240938                       # Number of load instructions
-system.cpu.num_store_insts                  128980497                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               2091512792.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         137364860                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 385757467     48.91%     48.91% # Class of executed instruction
-system.cpu.op_class::IntMult                  5173441      0.66%     49.56% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     49.56% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd              637528      0.08%     49.65% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     49.65% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp             3187668      0.40%     50.05% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt             2550131      0.32%     50.37% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.37% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc           10203074      1.29%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     51.67% # Class of executed instruction
-system.cpu.op_class::MemRead                252240938     31.98%     83.65% # Class of executed instruction
-system.cpu.op_class::MemWrite               128980497     16.35%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  788730744                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            778046                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4093.549761                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           378510311                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            782142                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            483.940654                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1041808500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4093.549761                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999402                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999402                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          591                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3         1037                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         2319                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         759367050                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        759367050                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    249613198                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       249613198                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    128882154                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      128882154                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data         3481                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total          3481                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         5739                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         5739                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         5739                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         5739                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     378495352                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        378495352                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    378498833                       # number of overall hits
-system.cpu.dcache.overall_hits::total       378498833                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       712681                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        712681                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        69323                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        69323                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data          139                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total          139                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       782004                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         782004                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       782143                       # number of overall misses
-system.cpu.dcache.overall_misses::total        782143                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  20169396000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  20169396000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   4139811500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   4139811500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  24309207500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  24309207500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  24309207500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  24309207500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    250325879                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    250325879                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    128951477                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data         3620                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total         3620                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         5739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         5739                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         5739                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    379277356                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    379277356                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    379280976                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    379280976                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002847                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002847                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000538                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000538                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.038398                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.038398                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002062                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002062                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002062                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002062                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28300.734831                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 28300.734831                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59717.719949                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 59717.719949                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 31085.784088                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 31085.784088                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 31080.259620                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 31080.259620                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        88995                       # number of writebacks
-system.cpu.dcache.writebacks::total             88995                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       712680                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       712680                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        69323                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        69323                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          139                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total          139                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       782003                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       782003                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       782142                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       782142                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  19456669000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  19456669000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4070488500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   4070488500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data      1766000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1766000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  23527157500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  23527157500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  23528923500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  23528923500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002847                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002847                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000538                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.038398                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038398                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002062                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002062                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002062                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002062                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27300.708593                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27300.708593                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58717.719949                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58717.719949                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12705.035971                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12705.035971                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30085.763737                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 30085.763737                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30082.674885                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 30082.674885                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              8769                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1391.385132                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           643367692                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             10208                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          63025.831897                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1391.385132                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.679387                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.679387                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1439                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1339                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.702637                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1286766008                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1286766008                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    643367692                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       643367692                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     643367692                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        643367692                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    643367692                       # number of overall hits
-system.cpu.icache.overall_hits::total       643367692                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        10208                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         10208                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        10208                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          10208                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        10208                       # number of overall misses
-system.cpu.icache.overall_misses::total         10208                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    219076500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    219076500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    219076500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    219076500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    219076500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    219076500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    643377900                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    643377900                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    643377900                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    643377900                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    643377900                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    643377900                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21461.255878                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 21461.255878                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 21461.255878                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 21461.255878                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 21461.255878                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 21461.255878                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         8769                       # number of writebacks
-system.cpu.icache.writebacks::total              8769                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10208                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        10208                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        10208                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        10208                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        10208                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        10208                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    208868500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    208868500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    208868500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    208868500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    208868500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    208868500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20461.255878                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20461.255878                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20461.255878                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 20461.255878                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20461.255878                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 20461.255878                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           257772                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        32622.591915                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1218050                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           290515                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.192727                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  2525.639317                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    45.833351                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 30051.119247                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.077076                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001399                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.917087                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.995562                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32743                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1440                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        30923                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.999237                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         12984278                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        12984278                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        88995                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        88995                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         8752                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         8752                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         3230                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         3230                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         8449                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         8449                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       490303                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       490303                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         8449                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       493533                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          501982                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         8449                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       493533                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         501982                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        66093                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        66093                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1759                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         1759                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data       222516                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total       222516                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         1759                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       288609                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        290368                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         1759                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       288609                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       290368                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   3932586500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   3932586500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    104759500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    104759500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13239976500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  13239976500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    104759500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  17172563000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  17277322500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    104759500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  17172563000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  17277322500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        88995                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        88995                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         8752                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         8752                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        69323                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        69323                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        10208                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        10208                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       712819                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       712819                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        10208                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       782142                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       792350                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        10208                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       782142                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       792350                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.953407                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.953407                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.172316                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.172316                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.312163                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.312163                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.172316                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.368998                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.366464                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.172316                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.368998                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.366464                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.801900                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.801900                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59556.281978                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59556.281978                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59501.233619                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59501.233619                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59556.281978                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.134753                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59501.468826                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59556.281978                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.134753                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59501.468826                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        66098                       # number of writebacks
-system.cpu.l2cache.writebacks::total            66098                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        66093                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        66093                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1759                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1759                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       222516                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total       222516                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         1759                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       288609                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       290368                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         1759                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       288609                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       290368                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   3271656500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   3271656500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     87169500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     87169500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  11014816500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  11014816500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     87169500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  14286473000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  14373642500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     87169500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  14286473000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  14373642500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.953407                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.953407                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.172316                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.172316                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.312163                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.312163                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.172316                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.368998                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.366464                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.172316                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.368998                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.366464                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.801900                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.801900                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49556.281978                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49556.281978                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49501.233619                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49501.233619                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49556.281978                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.134753                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49501.468826                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49556.281978                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.134753                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49501.468826                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1579165                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       786845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         1110                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1580                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1573                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        723027                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       155093                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         8769                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict       880725                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        69323                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        69323                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        10208                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       712819                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        29185                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2342330                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2371515                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1214528                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     55752768                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           56967296                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      257772                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1050122                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.002597                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.051024                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0            1047402     99.74%     99.74% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2713      0.26%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  7      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1050122                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      887346500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      15312000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1173213000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             224275                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        66098                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           190094                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             66093                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            66093                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        224275                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       836928                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 836928                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     22813824                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                22813824                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            546561                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  546561    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              546561                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           811325000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         1451840000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
index c69a77e9f..e69de29bb 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,799 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.059447                       # Number of seconds simulated
-sim_ticks                                 59447065000                       # Number of ticks simulated
-final_tick                                59447065000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 371878                       # Simulator instruction rate (inst/s)
-host_op_rate                                   371878                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              249972170                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 261720                       # Number of bytes of host memory used
-host_seconds                                   237.81                       # Real time elapsed on the host
-sim_insts                                    88438073                       # Number of instructions simulated
-sim_ops                                      88438073                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            432832                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10149568                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10582400                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       432832                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          432832                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7326016                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7326016                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               6763                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158587                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                165350                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          114469                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               114469                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              7280965                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            170732870                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               178013835                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         7280965                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            7280965                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         123235958                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              123235958                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         123235958                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             7280965                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           170732870                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              301249793                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        165350                       # Number of read requests accepted
-system.physmem.writeReqs                       114469                       # Number of write requests accepted
-system.physmem.readBursts                      165350                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     114469                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 10581952                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                       448                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7323968                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  10582400                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7326016                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        7                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               10315                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               10360                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               10206                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               10057                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10348                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               10343                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                9775                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               10207                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               10536                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               10606                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              10500                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10228                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              10273                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10559                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10465                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              10565                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7163                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7274                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                7296                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                7002                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7127                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7186                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6833                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7099                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7226                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                6999                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7117                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7034                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               6992                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7299                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7307                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7483                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     59447041000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  165350                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 114469                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    163735                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1580                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      750                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      772                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     6187                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     7002                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     7044                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     7073                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     7064                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7070                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7073                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7076                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     7124                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7113                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7242                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     7218                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     7141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7356                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     7098                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     7043                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        54692                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      327.365172                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     194.328231                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     330.549756                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          19615     35.86%     35.86% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        11787     21.55%     57.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5586     10.21%     67.63% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3666      6.70%     74.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2860      5.23%     79.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         2087      3.82%     83.38% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1603      2.93%     86.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1458      2.67%     88.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         6030     11.03%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          54692                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          7042                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        23.476853                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      336.379045                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           7039     99.96%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            2      0.03%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            7042                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          7042                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.250639                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.234557                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.758479                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               6275     89.11%     89.11% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 11      0.16%     89.26% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                574      8.15%     97.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                150      2.13%     99.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                 18      0.26%     99.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                  9      0.13%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                  2      0.03%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  1      0.01%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                  1      0.01%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::27                  1      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            7042                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     1988923000                       # Total ticks spent queuing
-system.physmem.totMemAccLat                5089104250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    826715000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       12029.07                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  30779.07                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         178.01                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         123.20                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      178.01                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      123.24                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           2.35                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.39                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.96                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        23.77                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     143858                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     81218                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   87.01                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  70.95                       # Row buffer hit rate for writes
-system.physmem.avgGap                       212448.19                       # Average gap between requests
-system.physmem.pageHitRate                      80.44                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  199274040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  108730875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 636347400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                369068400                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             3882347040                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            12411408285                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            24777095250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              42384271290                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              713.053838                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    41070575000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1984840000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     16385091250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  213940440                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  116733375                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 652860000                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                372152880                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             3882347040                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            13085746785                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            24185582250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              42509362770                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              715.158080                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    40083292000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1984840000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     17372590500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                14660042                       # Number of BP lookups
-system.cpu.branchPred.condPredicted           9484785                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            381684                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              9866507                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 6346497                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             64.323646                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1708762                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              84355                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           37443                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              31778                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             5665                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         7605                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20565775                       # DTB read hits
-system.cpu.dtb.read_misses                      97355                       # DTB read misses
-system.cpu.dtb.read_acv                             8                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20663130                       # DTB read accesses
-system.cpu.dtb.write_hits                    14665271                       # DTB write hits
-system.cpu.dtb.write_misses                      9409                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14674680                       # DTB write accesses
-system.cpu.dtb.data_hits                     35231046                       # DTB hits
-system.cpu.dtb.data_misses                     106764                       # DTB misses
-system.cpu.dtb.data_acv                             8                       # DTB access violations
-system.cpu.dtb.data_accesses                 35337810                       # DTB accesses
-system.cpu.itb.fetch_hits                    25585531                       # ITB hits
-system.cpu.itb.fetch_misses                      5208                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                25590739                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.numCycles                        118894130                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88438073                       # Number of instructions committed
-system.cpu.committedOps                      88438073                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       1097381                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.344377                       # CPI: cycles per instruction
-system.cpu.ipc                               0.743839                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass             8748916      9.89%      9.89% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                44394799     50.20%     60.09% # Class of committed instruction
-system.cpu.op_class_0::IntMult                  41101      0.05%     60.14% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     60.14% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                114304      0.13%     60.27% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                    84      0.00%     60.27% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                113640      0.13%     60.40% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                   50      0.00%     60.40% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                 37764      0.04%     60.44% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.44% # Class of committed instruction
-system.cpu.op_class_0::MemRead               20366786     23.03%     83.47% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              14620629     16.53%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 88438073                       # Class of committed instruction
-system.cpu.tickCycles                        91425505                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        27468625                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements            200766                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4070.673886                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            34612040                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            204862                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            168.952954                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         687650500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4070.673886                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993817                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993817                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          687                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3360                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          70168000                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         70168000                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     20278781                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20278781                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     14333259                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       14333259                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      34612040                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         34612040                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     34612040                       # number of overall hits
-system.cpu.dcache.overall_hits::total        34612040                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        89411                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         89411                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       280118                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       280118                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       369529                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         369529                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       369529                       # number of overall misses
-system.cpu.dcache.overall_misses::total        369529                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   4770299000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   4770299000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  21700228000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  21700228000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  26470527000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  26470527000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  26470527000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  26470527000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20368192                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20368192                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     34981569                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     34981569                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     34981569                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     34981569                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004390                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.004390                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.019169                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.019169                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.010564                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.010564                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.010564                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.010564                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53352.484594                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 53352.484594                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77468.166987                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 77468.166987                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 71633.151931                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 71633.151931                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 71633.151931                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 71633.151931                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       168424                       # number of writebacks
-system.cpu.dcache.writebacks::total            168424                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        28112                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        28112                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       136555                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       136555                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       164667                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       164667                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       164667                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       164667                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        61299                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        61299                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143563                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143563                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       204862                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       204862                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       204862                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       204862                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2681247500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   2681247500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  10975422500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  10975422500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  13656670000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  13656670000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  13656670000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  13656670000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009824                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009824                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005856                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005856                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005856                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005856                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43740.477006                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43740.477006                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 76450.216978                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76450.216978                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66662.777870                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 66662.777870                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66662.777870                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 66662.777870                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements            152872                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1932.382407                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            25430610                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs            154920                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            164.153176                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle       42235793500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1932.382407                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.943546                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.943546                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3         1039                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          798                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          51325982                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         51325982                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     25430610                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        25430610                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      25430610                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         25430610                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     25430610                       # number of overall hits
-system.cpu.icache.overall_hits::total        25430610                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       154921                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        154921                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       154921                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         154921                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       154921                       # number of overall misses
-system.cpu.icache.overall_misses::total        154921                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   2483739000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   2483739000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   2483739000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   2483739000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   2483739000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   2483739000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     25585531                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     25585531                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     25585531                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     25585531                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     25585531                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     25585531                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006055                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.006055                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.006055                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.006055                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.006055                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.006055                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16032.293879                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 16032.293879                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 16032.293879                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 16032.293879                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 16032.293879                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 16032.293879                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks       152872                       # number of writebacks
-system.cpu.icache.writebacks::total            152872                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst       154921                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total       154921                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst       154921                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total       154921                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst       154921                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total       154921                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2328819000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   2328819000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2328819000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   2328819000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2328819000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   2328819000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006055                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006055                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006055                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.006055                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006055                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.006055                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15032.300334                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15032.300334                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15032.300334                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 15032.300334                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15032.300334                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 15032.300334                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           133382                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30429.048447                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             403995                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           165492                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             2.441175                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 26350.763451                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2094.967777                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1983.317219                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.804161                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.063933                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.060526                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.928621                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32110                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          165                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1093                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        11874                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        18854                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          124                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.979919                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          6016424                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         6016424                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       168424                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       168424                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks       152872                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total       152872                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12681                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12681                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst       148157                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total       148157                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        33594                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        33594                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst       148157                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        46275                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          194432                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst       148157                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        46275                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         194432                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130883                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130883                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         6764                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         6764                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        27704                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        27704                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         6764                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158587                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        165351                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         6764                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158587                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       165351                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  10626878000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  10626878000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    540586000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    540586000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   2236085500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   2236085500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    540586000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  12862963500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  13403549500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    540586000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  12862963500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  13403549500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       168424                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       168424                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks       152872                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total       152872                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143564                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143564                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst       154921                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total       154921                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        61298                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        61298                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst       154921                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       204862                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       359783                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst       154921                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       204862                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       359783                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.911670                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.911670                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.043661                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.043661                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.451956                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.451956                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.043661                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.774116                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.459585                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.043661                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.774116                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.459585                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81193.722638                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81193.722638                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79921.052632                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79921.052632                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80713.452931                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80713.452931                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79921.052632                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81109.822999                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 81061.194066                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79921.052632                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81109.822999                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 81061.194066                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       114469                       # number of writebacks
-system.cpu.l2cache.writebacks::total           114469                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          115                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          115                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130883                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130883                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         6764                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         6764                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        27704                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        27704                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         6764                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158587                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       165351                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         6764                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158587                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       165351                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   9318048000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   9318048000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    472956000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    472956000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1959045500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1959045500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    472956000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  11277093500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  11750049500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    472956000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  11277093500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  11750049500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.911670                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.911670                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.043661                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.043661                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.451956                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451956                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.043661                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.774116                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.459585                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.043661                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.774116                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.459585                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71193.722638                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71193.722638                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69922.531047                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69922.531047                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70713.452931                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70713.452931                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69922.531047                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71109.822999                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71061.254543                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69922.531047                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71109.822999                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71061.254543                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       713421                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       353638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         4037                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         4037                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        216218                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       282893                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean       152872                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        51255                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143564                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143564                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq       154921                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        61298                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       462713                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       610490                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           1073203                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     19698688                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23890304                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           43588992                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      133382                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       493165                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.008186                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.090105                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             489128     99.18%     99.18% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               4037      0.82%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         493165                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      678006500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     232381497                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.4                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     307297491                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              34467                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       114469                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            14990                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130883                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130883                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         34467                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       460159                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 460159                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17908416                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17908416                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            294809                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  294809    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              294809                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           822950500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          872961750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
index 41c072959..e69de29bb 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,1057 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.022275                       # Number of seconds simulated
-sim_ticks                                 22275010500                       # Number of ticks simulated
-final_tick                                22275010500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 259704                       # Simulator instruction rate (inst/s)
-host_op_rate                                   259704                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               72682241                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 263768                       # Number of bytes of host memory used
-host_seconds                                   306.47                       # Real time elapsed on the host
-sim_insts                                    79591756                       # Number of instructions simulated
-sim_ops                                      79591756                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            409984                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10153216                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10563200                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       409984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          409984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7322816                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7322816                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               6406                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158644                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                165050                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          114419                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               114419                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst             18405558                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            455811951                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               474217509                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst        18405558                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total           18405558                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         328745793                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              328745793                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         328745793                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst            18405558                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           455811951                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              802963303                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        165050                       # Number of read requests accepted
-system.physmem.writeReqs                       114419                       # Number of write requests accepted
-system.physmem.readBursts                      165050                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     114419                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 10562816                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                       384                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7320960                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  10563200                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7322816                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        6                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               10290                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               10331                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               10206                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               10021                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10343                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               10313                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                9783                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               10190                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               10528                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               10599                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              10456                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              10208                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              10247                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10535                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10446                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              10548                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7163                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7268                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                7294                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                7001                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7127                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7177                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6836                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7101                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7221                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7003                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7101                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               7022                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               6991                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7296                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7307                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7482                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     22274979500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  165050                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 114419                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     51518                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     43059                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     38387                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     32071                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         8                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      830                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      876                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     1910                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     3461                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     4816                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6066                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6564                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     6883                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7150                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7278                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     7547                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7867                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7697                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     8298                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    10179                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     8300                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     9731                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     8127                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      391                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      198                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      127                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       69                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       25                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        52304                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      341.896604                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     200.837447                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     342.790414                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          18483     35.34%     35.34% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        10568     20.20%     55.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5879     11.24%     66.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2936      5.61%     72.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2943      5.63%     78.02% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1490      2.85%     80.87% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         2026      3.87%     84.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          952      1.82%     86.57% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         7027     13.43%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          52304                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          6990                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        23.609728                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      338.236069                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           6988     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::27648-28671            1      0.01%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            6990                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          6990                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.364807                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.334911                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.053834                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               6086     87.07%     87.07% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 35      0.50%     87.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                455      6.51%     94.08% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                219      3.13%     97.21% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                100      1.43%     98.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 53      0.76%     99.40% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 22      0.31%     99.71% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                 11      0.16%     99.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                  7      0.10%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                  2      0.03%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            6990                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     5740232250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                8834807250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    825220000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       34780.01                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  53530.01                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         474.20                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         328.66                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      474.22                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      328.75                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           6.27                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       3.70                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      2.57                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.93                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.33                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     145488                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     81629                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   88.15                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  71.34                       # Row buffer hit rate for writes
-system.physmem.avgGap                        79704.65                       # Average gap between requests
-system.physmem.pageHitRate                      81.27                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  190428840                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  103904625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 635177400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                368951760                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             1454481600                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             6564184695                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             7603330500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              16920459420                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              759.821975                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    12566232250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF       743600000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      8959159250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  204618960                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  111647250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 651565200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                371861280                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             1454481600                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             6822625545                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy             7376602500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              16993402335                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              763.098971                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    12188749750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF       743600000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      9336732250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                16474744                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          10670267                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            324432                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              8918177                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 7235165                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             81.128296                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1973322                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect               3328                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           39379                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              31470                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             7909                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted         2657                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     22508484                       # DTB read hits
-system.cpu.dtb.read_misses                     226837                       # DTB read misses
-system.cpu.dtb.read_acv                            16                       # DTB read access violations
-system.cpu.dtb.read_accesses                 22735321                       # DTB read accesses
-system.cpu.dtb.write_hits                    15806842                       # DTB write hits
-system.cpu.dtb.write_misses                     44564                       # DTB write misses
-system.cpu.dtb.write_acv                            4                       # DTB write access violations
-system.cpu.dtb.write_accesses                15851406                       # DTB write accesses
-system.cpu.dtb.data_hits                     38315326                       # DTB hits
-system.cpu.dtb.data_misses                     271401                       # DTB misses
-system.cpu.dtb.data_acv                            20                       # DTB access violations
-system.cpu.dtb.data_accesses                 38586727                       # DTB accesses
-system.cpu.itb.fetch_hits                    13727245                       # ITB hits
-system.cpu.itb.fetch_misses                     29559                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                13756804                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.numCycles                         44550025                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           15536362                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      105039044                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    16474744                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches            9239957                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      27563903                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                  886514                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                        244                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                 4722                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles        331564                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  13727245                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                187963                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples           43880130                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.393772                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.128235                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 24375049     55.55%     55.55% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  1515026      3.45%     59.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  1375639      3.13%     62.14% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  1503768      3.43%     65.56% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  4189647      9.55%     75.11% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  1825739      4.16%     79.27% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                   668569      1.52%     80.80% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  1050805      2.39%     83.19% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                  7375888     16.81%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total             43880130                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.369803                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.357777                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 14899233                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles               9760394                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  18283223                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles                591754                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 345526                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              3700749                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 99293                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              103056970                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                314917                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 345526                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 15243567                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 4452634                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          97322                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  18515033                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles               5226048                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              102057831                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                  7235                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                  94720                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                 348136                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                4717245                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands            61355857                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             123078605                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        122759511                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups            319093                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps              52546881                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                  8808976                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               5695                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts           5747                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                   2360993                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             23135657                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            16359365                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           1252776                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores           502701                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                   90727911                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                5569                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                  88607473                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued             70141                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        11141723                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined      4452155                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            986                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples      43880130                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.019307                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.245631                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            17424086     39.71%     39.71% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1             5721163     13.04%     52.75% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2             5107482     11.64%     64.39% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3             4378378      9.98%     74.36% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             4320360      9.85%     84.21% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5             2636536      6.01%     90.22% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             1944467      4.43%     94.65% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             1375974      3.14%     97.79% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8              971684      2.21%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total        43880130                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  243434      9.65%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      9.65% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                1167545     46.27%     55.92% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               1112329     44.08%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              49382948     55.73%     55.73% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                43980      0.05%     55.78% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     55.78% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd              121151      0.14%     55.92% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                  92      0.00%     55.92% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt              120663      0.14%     56.05% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                 62      0.00%     56.05% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv               39093      0.04%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     56.10% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             22902831     25.85%     81.95% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            15996653     18.05%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total               88607473                       # Type of FU issued
-system.cpu.iq.rate                           1.988943                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     2523308                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.028477                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          223077288                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         101475255                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     86832445                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads              611237                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes             420100                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses       299852                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses               90825011                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                  305770                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1671661                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      2859019                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         5476                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        20375                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      1745988                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads         3024                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        205293                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 345526                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 1271875                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles               2754338                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           100226384                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            125320                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              23135657                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             16359365                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               5569                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   3722                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents               2752972                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          20375                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         115768                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       151556                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               267324                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts              87911556                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              22736014                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts            695917                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                       9492904                       # number of nop insts executed
-system.cpu.iew.exec_refs                     38587764                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 15119893                       # Number of branches executed
-system.cpu.iew.exec_stores                   15851750                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.973322                       # Inst execution rate
-system.cpu.iew.wb_sent                       87534383                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      87132297                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  33840523                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  44256350                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.955830                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.764648                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts         8655398                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls            4583                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            226701                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples     42610108                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.073233                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.886041                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     21149437     49.63%     49.63% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1      6275459     14.73%     64.36% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      2900348      6.81%     71.17% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      1740796      4.09%     75.25% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1682035      3.95%     79.20% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1127009      2.64%     81.85% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      1202859      2.82%     84.67% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       795530      1.87%     86.54% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      5736635     13.46%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total     42610108                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             88340672                       # Number of instructions committed
-system.cpu.commit.committedOps               88340672                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       34890015                       # Number of memory references committed
-system.cpu.commit.loads                      20276638                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   13754477                       # Number of branches committed
-system.cpu.commit.fp_insts                     267754                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  77942044                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1661057                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      8748916      9.90%      9.90% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         44394798     50.25%     60.16% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult           41101      0.05%     60.20% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.20% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd         114304      0.13%     60.33% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp             84      0.00%     60.33% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt         113640      0.13%     60.46% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult            50      0.00%     60.46% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv          37764      0.04%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.51% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        20276638     22.95%     83.46% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       14613377     16.54%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          88340672                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               5736635                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    132552201                       # The number of ROB reads
-system.cpu.rob.rob_writes                   195265380                       # The number of ROB writes
-system.cpu.timesIdled                           45343                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          669895                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    79591756                       # Number of Instructions Simulated
-system.cpu.committedOps                      79591756                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.559732                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.559732                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.786570                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.786570                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                116366061                       # number of integer regfile reads
-system.cpu.int_regfile_writes                57668563                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                    255567                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                   240367                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                   38271                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements            201418                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4070.642288                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            33984828                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            205514                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            165.365026                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         229821500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4070.642288                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.993809                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.993809                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         2776                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         1244                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          70818146                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         70818146                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     20423642                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20423642                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     13561123                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       13561123                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           63                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data      33984765                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         33984765                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     33984765                       # number of overall hits
-system.cpu.dcache.overall_hits::total        33984765                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       269234                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        269234                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1052254                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1052254                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      1321488                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        1321488                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      1321488                       # number of overall misses
-system.cpu.dcache.overall_misses::total       1321488                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  17321162000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  17321162000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  89091667377                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  89091667377                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 106412829377                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 106412829377                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 106412829377                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 106412829377                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20692876                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20692876                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           63                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           63                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     35306253                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     35306253                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     35306253                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     35306253                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013011                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.013011                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.072006                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.072006                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.037429                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.037429                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.037429                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.037429                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 64334.972552                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 64334.972552                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84667.454224                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 84667.454224                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 80525.006188                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 80525.006188                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 80525.006188                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 80525.006188                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs      6873080                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs             89218                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    77.036921                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   137.500000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       168806                       # number of writebacks
-system.cpu.dcache.writebacks::total            168806                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       207108                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       207108                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       908866                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       908866                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      1115974                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      1115974                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      1115974                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      1115974                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        62126                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        62126                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143388                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143388                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       205514                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       205514                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       205514                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       205514                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3205966000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   3205966000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14246299714                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  14246299714                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  17452265714                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  17452265714                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  17452265714                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  17452265714                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003002                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003002                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009812                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009812                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005821                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005821                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005821                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005821                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51604.255867                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51604.255867                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 99354.895207                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99354.895207                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84920.081912                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 84920.081912                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84920.081912                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 84920.081912                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             90292                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1916.963164                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            13622372                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             92340                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            147.524063                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle       18757985500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1916.963164                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.936017                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.936017                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3         1468                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          384                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          27546828                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         27546828                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     13622372                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        13622372                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      13622372                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         13622372                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     13622372                       # number of overall hits
-system.cpu.icache.overall_hits::total        13622372                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       104872                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        104872                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       104872                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         104872                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       104872                       # number of overall misses
-system.cpu.icache.overall_misses::total        104872                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   1921920999                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   1921920999                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   1921920999                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   1921920999                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   1921920999                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   1921920999                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     13727244                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     13727244                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     13727244                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     13727244                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     13727244                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     13727244                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007640                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.007640                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.007640                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.007640                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18326.350208                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 18326.350208                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 18326.350208                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 18326.350208                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 18326.350208                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 18326.350208                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          573                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    47.750000                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        90292                       # number of writebacks
-system.cpu.icache.writebacks::total             90292                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst        12531                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total        12531                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst        12531                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total        12531                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst        12531                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total        12531                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        92341                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        92341                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        92341                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        92341                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        92341                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        92341                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1570228500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1570228500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1570228500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1570228500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1570228500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1570228500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006727                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006727                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006727                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.006727                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006727                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.006727                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17004.672897                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17004.672897                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17004.672897                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 17004.672897                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17004.672897                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 17004.672897                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           133082                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30595.837110                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             280630                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           165175                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.698986                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 26800.034004                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1869.508141                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1926.294965                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.817872                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.057053                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.058786                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.933711                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32093                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         3131                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        28315                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          361                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.979401                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          5025086                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         5025086                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       168806                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       168806                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        90292                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        90292                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12611                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12611                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        85934                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        85934                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        34259                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        34259                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        85934                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        46870                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          132804                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        85934                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        46870                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         132804                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130780                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130780                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         6407                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         6407                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        27864                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        27864                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         6407                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158644                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        165051                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         6407                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158644                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       165051                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  13894688000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  13894688000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    524890500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    524890500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   2748099000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   2748099000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    524890500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  16642787000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  17167677500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    524890500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  16642787000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  17167677500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       168806                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       168806                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        90292                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        90292                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143391                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143391                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        92341                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        92341                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        62123                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        62123                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        92341                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       205514                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       297855                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        92341                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       205514                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       297855                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.912052                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.912052                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.069384                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.069384                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.448530                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.448530                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.069384                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.771938                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.554132                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.069384                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.771938                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.554132                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 106244.746903                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 106244.746903                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 81924.535664                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 81924.535664                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 98625.430663                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 98625.430663                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 81924.535664                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 104906.501349                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 104014.380404                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 81924.535664                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 104906.501349                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 104014.380404                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       114419                       # number of writebacks
-system.cpu.l2cache.writebacks::total           114419                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          111                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          111                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130780                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130780                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         6407                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         6407                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        27864                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        27864                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         6407                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158644                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       165051                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         6407                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158644                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       165051                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  12586888000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  12586888000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    460830500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    460830500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2469459000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2469459000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    460830500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  15056347000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  15517177500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    460830500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  15056347000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  15517177500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.912052                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.912052                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.069384                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.069384                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.448530                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.448530                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.069384                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.771938                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.554132                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.069384                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.771938                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.554132                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 96244.746903                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 96244.746903                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 71926.096457                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 71926.096457                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 88625.430663                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 88625.430663                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 71926.096457                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 94906.501349                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 94014.440991                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71926.096457                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 94906.501349                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 94014.440991                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       589565                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       291710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         4045                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         4045                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        154463                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       283225                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        90292                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        51275                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143391                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143391                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        92341                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        62123                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       274973                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       612446                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            887419                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     11688448                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23956480                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           35644928                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      133082                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       430937                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.009387                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.096428                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             426892     99.06%     99.06% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               4045      0.94%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         430937                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      553880500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          2.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     138521976                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.6                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     308281978                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.4                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              34270                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       114419                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            14728                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130780                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130780                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         34270                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       459247                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 459247                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17886016                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17886016                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            294197                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  294197    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              294197                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           776999500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          852713250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt
index c5d95ec77..e69de29bb 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/minor-timing/stats.txt
@@ -1,916 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.056803                       # Number of seconds simulated
-sim_ticks                                 56802974500                       # Number of ticks simulated
-final_tick                                56802974500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 222036                       # Simulator instruction rate (inst/s)
-host_op_rate                                   283951                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              177850276                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 280068                       # Number of bytes of host memory used
-host_seconds                                   319.39                       # Real time elapsed on the host
-sim_insts                                    70915150                       # Number of instructions simulated
-sim_ops                                      90690106                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            285504                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           7924672                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              8210176                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       285504                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          285504                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      5517760                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           5517760                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               4461                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             123823                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                128284                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           86215                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                86215                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              5026216                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            139511567                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               144537783                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         5026216                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            5026216                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          97138575                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               97138575                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          97138575                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             5026216                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           139511567                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              241676358                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        128284                       # Number of read requests accepted
-system.physmem.writeReqs                        86215                       # Number of write requests accepted
-system.physmem.readBursts                      128284                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      86215                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  8209792                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                       384                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   5515904                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   8210176                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                5517760                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        6                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                8062                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                8315                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                8233                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                8142                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                8284                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                8403                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                8055                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                7916                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                8035                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                7587                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               7763                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               7815                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               7871                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               7867                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               7968                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               7962                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                5395                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                5541                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                5468                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                5336                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                5366                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                5560                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                5257                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                5179                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                5154                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                5105                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               5292                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               5270                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               5531                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               5597                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               5703                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               5432                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     56802942500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  128284                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  86215                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    116125                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     12132                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        21                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                      631                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                      643                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     4122                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     5183                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     5277                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     5318                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     5309                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     5314                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     5323                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     5321                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     5353                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     5383                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     5464                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     5436                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     5495                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     5851                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     5447                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     5305                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        2                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        38880                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      352.990947                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     214.489872                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     335.589979                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          12269     31.56%     31.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         8336     21.44%     53.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         4191     10.78%     63.78% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         2845      7.32%     71.09% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2490      6.40%     77.50% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1681      4.32%     81.82% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1302      3.35%     85.17% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1149      2.96%     88.12% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         4617     11.88%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          38880                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5294                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        24.227616                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      352.423208                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023           5291     99.94%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047            1      0.02%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-3071            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::24576-25599            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5294                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5294                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.279940                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.260845                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        0.856304                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               4659     88.01%     88.01% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                  4      0.08%     88.08% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                483      9.12%     97.20% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                119      2.25%     99.45% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                 16      0.30%     99.75% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                  8      0.15%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                  3      0.06%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  1      0.02%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::42                  1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5294                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     1681541750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                4086754250                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    641390000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       13108.57                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  31858.57                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         144.53                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          97.11                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      144.54                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       97.14                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.89                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.13                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.76                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        23.24                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     111837                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     63741                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   87.18                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  73.93                       # Row buffer hit rate for writes
-system.physmem.avgGap                       264816.82                       # Average gap between requests
-system.physmem.pageHitRate                      81.86                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  153127800                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   83551875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 510073200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                279223200                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             3709945200                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            11545672905                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            23952789000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              40234383180                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              708.339923                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    39720213500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1896700000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     15184054000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  140767200                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                   76807500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 490315800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                279158400                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             3709945200                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            11005773750                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            24426384750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              40129152600                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              706.487303                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    40510168000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1896700000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     14394586000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                14774616                       # Number of BP lookups
-system.cpu.branchPred.condPredicted           9890616                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            339334                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              9548677                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 6547888                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             68.573772                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1714315                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups          174550                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits             157999                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            16551                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        24800                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                        113605949                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    70915150                       # Number of instructions committed
-system.cpu.committedOps                      90690106                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       1137741                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.601998                       # CPI: cycles per instruction
-system.cpu.ipc                               0.624220                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                47187979     52.03%     52.03% # Class of committed instruction
-system.cpu.op_class_0::IntMult                  80119      0.09%     52.12% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                7      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.12% # Class of committed instruction
-system.cpu.op_class_0::MemRead               22866262     25.21%     77.33% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              20555739     22.67%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 90690106                       # Class of committed instruction
-system.cpu.tickCycles                        95311103                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                        18294846                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements            156448                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4067.225830                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            42620314                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            160544                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            265.474350                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         820768500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4067.225830                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.992975                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.992975                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1099                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2953                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          86009120                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         86009120                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     22862903                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        22862903                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     19642172                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       19642172                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        83401                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         83401                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        15919                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        15919                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        15919                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        15919                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      42505075                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         42505075                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     42588476                       # number of overall hits
-system.cpu.dcache.overall_hits::total        42588476                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        51661                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         51661                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       207729                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       207729                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data        44584                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total        44584                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       259390                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         259390                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       303974                       # number of overall misses
-system.cpu.dcache.overall_misses::total        303974                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   1490194000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   1490194000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  16811157000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  16811157000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  18301351000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  18301351000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  18301351000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  18301351000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22914564                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22914564                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data       127985                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total       127985                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        15919                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        15919                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     42764465                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     42764465                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     42892450                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     42892450                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002255                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002255                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010465                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.010465                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.348353                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.348353                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.006066                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.006066                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.007087                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.007087                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28845.628230                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 28845.628230                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80928.310443                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 80928.310443                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 70555.345233                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 70555.345233                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 60206.961780                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 60206.961780                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       128389                       # number of writebacks
-system.cpu.dcache.writebacks::total            128389                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22138                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        22138                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       100695                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       100695                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       122833                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       122833                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       122833                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       122833                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        29523                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        29523                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       107034                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       107034                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        23987                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total        23987                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       136557                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       136557                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       160544                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       160544                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    578329500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total    578329500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8490118500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   8490118500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1713467500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1713467500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9068448000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   9068448000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10781915500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  10781915500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001288                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001288                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005392                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005392                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.187420                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.187420                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003193                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.003193                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003743                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.003743                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19589.116960                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19589.116960                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79321.696844                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79321.696844                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 71433.172135                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 71433.172135                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66407.785760                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 66407.785760                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67158.632524                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 67158.632524                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             43497                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1852.676989                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            24844377                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             45539                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            545.562639                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1852.676989                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.904627                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.904627                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2042                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          915                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1005                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          49825373                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         49825373                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     24844377                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        24844377                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      24844377                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         24844377                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     24844377                       # number of overall hits
-system.cpu.icache.overall_hits::total        24844377                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        45540                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         45540                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        45540                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          45540                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        45540                       # number of overall misses
-system.cpu.icache.overall_misses::total         45540                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    905103000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    905103000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    905103000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    905103000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    905103000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    905103000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     24889917                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     24889917                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     24889917                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     24889917                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     24889917                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     24889917                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001830                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.001830                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.001830                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.001830                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.001830                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.001830                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19874.901186                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 19874.901186                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 19874.901186                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 19874.901186                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 19874.901186                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 19874.901186                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        43497                       # number of writebacks
-system.cpu.icache.writebacks::total             43497                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        45540                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        45540                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        45540                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        45540                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        45540                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        45540                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    859564000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    859564000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    859564000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    859564000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    859564000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    859564000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001830                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001830                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001830                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.001830                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001830                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.001830                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18874.923144                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18874.923144                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18874.923144                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 18874.923144                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18874.923144                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 18874.923144                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements            96391                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        29870.997301                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             163417                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           127542                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.281280                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 26781.820547                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1433.103835                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1656.072920                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.817316                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.043735                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.050539                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.911590                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        31151                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1859                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        12725                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        15781                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          595                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.950653                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          3420152                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         3420152                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       128389                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       128389                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        39908                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        39908                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         4752                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         4752                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        41065                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        41065                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        31907                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        31907                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        41065                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        36659                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           77724                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        41065                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        36659                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          77724                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       102282                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       102282                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         4475                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         4475                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        21603                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        21603                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         4475                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       123885                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        128360                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         4475                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       123885                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       128360                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   8279623500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   8279623500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    356201500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    356201500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   1872087500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   1872087500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    356201500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data  10151711000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total  10507912500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    356201500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data  10151711000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total  10507912500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       128389                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       128389                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        39908                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        39908                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       107034                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       107034                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        45540                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        45540                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        53510                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        53510                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        45540                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       160544                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       206084                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        45540                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       160544                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       206084                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.955603                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.955603                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.098265                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.098265                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.403719                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.403719                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.098265                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.771658                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.622853                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.098265                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.771658                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.622853                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80948.979293                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80948.979293                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 79598.100559                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 79598.100559                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86658.681665                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86658.681665                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79598.100559                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81944.634136                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 81862.827205                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79598.100559                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81944.634136                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 81862.827205                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        86215                       # number of writebacks
-system.cpu.l2cache.writebacks::total            86215                       # number of writebacks
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst           13                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total           13                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           62                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           62                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst           13                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           62                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst           13                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           62                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           75                       # number of overall MSHR hits
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       102282                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       102282                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         4462                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4462                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        21541                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        21541                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         4462                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       123823                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       128285                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         4462                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       123823                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       128285                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   7256803500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   7256803500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    310457000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    310457000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1652012000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1652012000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    310457000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   8908815500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   9219272500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    310457000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   8908815500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   9219272500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.955603                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.955603                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.097980                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.097980                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.402560                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.402560                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.097980                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.771271                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.622489                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.097980                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.771271                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.622489                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70948.979293                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70948.979293                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69577.991932                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69577.991932                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76691.518500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76691.518500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69577.991932                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71947.986238                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 71865.553260                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69577.991932                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71947.986238                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 71865.553260                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       406029                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       199980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         7832                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         3359                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3330                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         99049                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       214604                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        43497                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        38235                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       107034                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       107034                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        45540                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        53510                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       134576                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       477536                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            612112                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      5698304                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     18491712                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           24190016                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                       96391                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       302475                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.037210                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.189781                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             291249     96.29%     96.29% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1              11197      3.70%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                 29      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         302475                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      374900500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.7                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      68328959                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     240850431                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.4                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              26002                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        86215                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             6912                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            102282                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           102282                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         26002                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       349695                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 349695                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     13727936                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                13727936                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            221411                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  221411    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              221411                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           590704500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          676958000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
index 8db6a9814..e69de29bb 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -1,1218 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.033525                       # Number of seconds simulated
-sim_ticks                                 33524756000                       # Number of ticks simulated
-final_tick                                33524756000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 160372                       # Simulator instruction rate (inst/s)
-host_op_rate                                   205097                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               75822829                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 282256                       # Number of bytes of host memory used
-host_seconds                                   442.15                       # Real time elapsed on the host
-sim_insts                                    70907652                       # Number of instructions simulated
-sim_ops                                      90682607                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            697984                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           2927552                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher      6172096                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              9797632                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       697984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          697984                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      6216960                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           6216960                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst              10906                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              45743                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher        96439                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                153088                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           97140                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                97140                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst             20819958                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             87325080                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher    184105620                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               292250658                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst        20819958                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total           20819958                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         185443855                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              185443855                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         185443855                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst            20819958                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            87325080                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher    184105620                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              477694513                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        153089                       # Number of read requests accepted
-system.physmem.writeReqs                        97140                       # Number of write requests accepted
-system.physmem.readBursts                      153089                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                      97140                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                  9788224                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      9472                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   6215872                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                   9797696                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                6216960                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      148                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                9103                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                9407                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                9452                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               11458                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               10748                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               11390                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               10031                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                8920                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                9321                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                9437                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               9070                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               9080                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               8731                       # Per bank write bursts
-system.physmem.perBankRdBursts::13               8724                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               9025                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               9044                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                5968                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                6230                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                6083                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                6155                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                6058                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                6286                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                6021                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                5958                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                5969                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                6064                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               6185                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               5907                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               6058                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               6089                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               6121                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               5971                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     33524744500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  153089                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                  97140                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     50282                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     54410                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     13705                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     10264                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      6125                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      5282                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      4726                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      4368                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      3666                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        71                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                       33                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        7                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1229                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     1284                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     1769                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     2313                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     2958                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     3844                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     4769                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     5371                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     5945                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     6375                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     6905                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7468                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     8082                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     8760                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     9125                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7620                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     6645                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     6222                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      195                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       85                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       63                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                       40                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       13                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        7                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       10                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        8                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        7                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        96335                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      166.118316                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     104.810468                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     234.858667                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          60546     62.85%     62.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        22368     23.22%     86.07% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         3987      4.14%     90.21% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         1542      1.60%     91.81% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639          931      0.97%     92.77% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767          863      0.90%     93.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          636      0.66%     94.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          773      0.80%     95.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         4689      4.87%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          96335                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5845                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        26.165269                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      198.412430                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511            5844     99.98%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14848-15359            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5845                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5845                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.616424                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.570046                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.313075                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16               4545     77.76%     77.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17                 48      0.82%     78.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18                753     12.88%     91.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19                215      3.68%     95.14% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                127      2.17%     97.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 88      1.51%     98.82% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 42      0.72%     99.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                 17      0.29%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                  5      0.09%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                  5      0.09%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5845                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     6714977565                       # Total ticks spent queuing
-system.physmem.totMemAccLat                9582621315                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    764705000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       43905.67                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  62655.67                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         291.97                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         185.41                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      292.25                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      185.44                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           3.73                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       2.28                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      1.45                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.43                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.45                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     120882                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     32837                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   79.04                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  33.80                       # Row buffer hit rate for writes
-system.physmem.avgGap                       133976.26                       # Average gap between requests
-system.physmem.pageHitRate                      61.47                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  378438480                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  206489250                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 627572400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                315854640                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             2189350800                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            15155251200                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy             6817959750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              25690916520                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              766.433942                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    11238384768                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1119300000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     21162395232                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  349513920                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  190707000                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 564751200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                313295040                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             2189350800                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            13737724470                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy             8061404250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              25406746680                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              757.956338                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    13314860915                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1119300000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     19085999585                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                17055826                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          11447804                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            598855                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              9258903                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 7371283                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             79.612920                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1853216                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect             101575                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups          232758                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits             195217                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            37541                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        22230                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                         67049513                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles            5112037                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                       87027076                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    17055826                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches            9419716                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      60300614                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1224115                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                 5977                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles            37                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles        12656                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  22418203                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                 68072                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples           66043378                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.665685                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.303820                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 20904696     31.65%     31.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  8151419     12.34%     44.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  9105743     13.79%     57.78% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 27881520     42.22%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total             66043378                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.254377                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.297952                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                  8568047                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              20331818                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  31035970                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               5662045                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 445498                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              3138719                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                168392                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              100377883                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts               2807284                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 445498                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 13201972                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 6021135                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         843957                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  31848304                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              13682512                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts               98401933                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts                864722                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents               3910657                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                  69359                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                4461482                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                5194138                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           103316551                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             453881397                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        114363596                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups               706                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps              93629369                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                  9687182                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts              18952                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts          18977                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  12759909                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             24172969                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            21779154                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           1438398                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          2287665                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                   97467378                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded               34812                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                  94518121                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            609879                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined         6819583                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     18149075                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved           1026                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples      66043378                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.431152                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.152558                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            17971444     27.21%     27.21% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            17366377     26.30%     53.51% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            17018277     25.77%     79.28% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            11635318     17.62%     96.89% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             2050574      3.10%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                1388      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total        66043378                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                 6745698     22.64%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                     37      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     22.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               11091756     37.22%     59.86% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite              11960162     40.14%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              49324075     52.18%     52.18% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                86626      0.09%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                  32      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc             12      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     52.28% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             23968009     25.36%     77.63% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            21139361     22.37%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total               94518121                       # Type of FU issued
-system.cpu.iq.rate                           1.409676                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    29797653                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.315259                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          285486823                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         104332871                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     93229184                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                 329                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                574                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses           84                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              124315586                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                     188                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1381077                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      1306707                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         2085                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        11900                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      1223416                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads       147221                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked        186554                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 445498                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                  578203                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                566637                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts            97517928                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              24172969                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             21779154                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts              18892                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   1555                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                562180                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          11900                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         250835                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       223196                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts               474031                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts              93719339                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              23701905                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts            798782                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                         15738                       # number of nop insts executed
-system.cpu.iew.exec_refs                     44631646                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 14212084                       # Number of branches executed
-system.cpu.iew.exec_stores                   20929741                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.397763                       # Inst execution rate
-system.cpu.iew.wb_sent                       93338125                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      93229268                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  44994314                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  76693481                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.390454                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.586677                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts         5957514                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls           33786                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            432296                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples     65078464                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.393520                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.163869                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     31565690     48.50%     48.50% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     16713735     25.68%     74.19% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      4316875      6.63%     80.82% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      4188712      6.44%     87.26% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1942227      2.98%     90.24% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1235606      1.90%     92.14% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6       754913      1.16%     93.30% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       587526      0.90%     94.20% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      3773180      5.80%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total     65078464                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             70913204                       # Number of instructions committed
-system.cpu.commit.committedOps               90688159                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       43422000                       # Number of memory references committed
-system.cpu.commit.loads                      22866262                       # Number of loads committed
-system.cpu.commit.membars                       15920                       # Number of memory barriers committed
-system.cpu.commit.branches                   13741468                       # Number of branches committed
-system.cpu.commit.fp_insts                         56                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  81528527                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1679850                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         47186033     52.03%     52.03% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult           80119      0.09%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.12% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        22866262     25.21%     77.33% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       20555738     22.67%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          90688159                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               3773180                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    157925658                       # The number of ROB reads
-system.cpu.rob.rob_writes                   194257744                       # The number of ROB writes
-system.cpu.timesIdled                           27177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                         1006135                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    70907652                       # Number of Instructions Simulated
-system.cpu.committedOps                      90682607                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.945589                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.945589                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.057542                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.057542                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                102008139                       # number of integer regfile reads
-system.cpu.int_regfile_writes                56630693                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                        48                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                       42                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 345209533                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                 38766867                       # number of cc regfile writes
-system.cpu.misc_regfile_reads                44112766                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                  31840                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements            486293                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           510.756058                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            40330532                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            486805                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             82.847407                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         150823500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   510.756058                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997570                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997570                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          456                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          84456645                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         84456645                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     21406566                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        21406566                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     18832689                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       18832689                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        59994                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         59994                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        15306                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        15306                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        15919                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        15919                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      40239255                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         40239255                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     40299249                       # number of overall hits
-system.cpu.dcache.overall_hits::total        40299249                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       567937                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        567937                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1017212                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1017212                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data        68679                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total        68679                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data          618                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total          618                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data      1585149                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        1585149                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      1653828                       # number of overall misses
-system.cpu.dcache.overall_misses::total       1653828                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   9485185000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   9485185000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  14264451930                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  14264451930                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      5633500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total      5633500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  23749636930                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  23749636930                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  23749636930                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  23749636930                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     21974503                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     21974503                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data       128673                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total       128673                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        15924                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        15924                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     41824404                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     41824404                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     41953077                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     41953077                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025845                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.025845                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.051245                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.051245                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.533748                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.533748                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.038809                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038809                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.037900                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.037900                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.039421                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.039421                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16701.121779                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 16701.121779                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14023.086564                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 14023.086564                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  9115.695793                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9115.695793                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 14982.589605                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 14982.589605                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 14360.403216                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 14360.403216                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets      2907482                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets          131418                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    22.123925                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       486293                       # number of writebacks
-system.cpu.dcache.writebacks::total            486293                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data       267392                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total       267392                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       868636                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       868636                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          618                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total          618                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      1136028                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      1136028                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      1136028                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      1136028                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       300545                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       300545                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       148576                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       148576                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        37700                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total        37700                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       449121                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       449121                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       486821                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       486821                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   3693304500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   3693304500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2308719470                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   2308719470                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1888982500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1888982500                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6002023970                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   6002023970                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7891006470                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total   7891006470                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.013677                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013677                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.007485                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007485                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.292991                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.292991                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.010738                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.010738                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011604                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.011604                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12288.690546                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12288.690546                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15538.979849                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15538.979849                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 50105.636605                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50105.636605                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13363.935265                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 13363.935265                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16209.256523                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 16209.256523                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements            325000                       # number of replacements
-system.cpu.icache.tags.tagsinuse           510.229072                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            22083387                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs            325512                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs             67.842006                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle        1115028500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   510.229072                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.996541                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.996541                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          45161716                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         45161716                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     22083387                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        22083387                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      22083387                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         22083387                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     22083387                       # number of overall hits
-system.cpu.icache.overall_hits::total        22083387                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       334707                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        334707                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       334707                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         334707                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       334707                       # number of overall misses
-system.cpu.icache.overall_misses::total        334707                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   3526570179                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   3526570179                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   3526570179                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   3526570179                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   3526570179                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   3526570179                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     22418094                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     22418094                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     22418094                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     22418094                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     22418094                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     22418094                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.014930                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.014930                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.014930                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.014930                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.014930                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.014930                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10536.290484                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 10536.290484                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 10536.290484                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 10536.290484                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 10536.290484                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 10536.290484                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs       264177                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets           49                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs             16495                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    16.015580                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    24.500000                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks       325000                       # number of writebacks
-system.cpu.icache.writebacks::total            325000                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         9178                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         9178                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         9178                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         9178                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         9178                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         9178                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst       325529                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total       325529                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst       325529                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total       325529                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst       325529                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total       325529                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   3259633220                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   3259633220                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   3259633220                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   3259633220                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   3259633220                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   3259633220                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014521                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014521                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014521                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.014521                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014521                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.014521                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10013.342037                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10013.342037                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10013.342037                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 10013.342037                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10013.342037                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 10013.342037                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued       822902                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified       826054                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit         2760                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage        78906                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements           128177                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        15989.063291                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1184574                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           144531                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             8.195986                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 15883.544788                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher   105.518503                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.969455                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.006440                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.975895                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022           30                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        16324                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3           14                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4            6                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         2742                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        12115                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          553                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          790                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.001831                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.996338                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         25089114                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        25089114                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       260314                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       260314                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks       470737                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total       470737                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data       137093                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total       137093                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst       314576                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total       314576                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       300687                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       300687                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst       314576                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       437780                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          752356                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst       314576                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       437780                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         752356                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data           16                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total           16                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data        11519                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        11519                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst        10935                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total        10935                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        37506                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        37506                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst        10935                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        49025                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         59960                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst        10935                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        49025                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        59960                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   1190791000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   1190791000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    838826500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    838826500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   3069049000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   3069049000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    838826500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   4259840000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   5098666500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    838826500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   4259840000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   5098666500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       260314                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       260314                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks       470737                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total       470737                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data           16                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       148612                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       148612                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst       325511                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total       325511                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       338193                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       338193                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst       325511                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       486805                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       812316                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst       325511                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       486805                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       812316                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.077511                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.077511                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.033593                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.033593                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.110901                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.110901                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.033593                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.100708                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.073814                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.033593                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.100708                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.073814                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 103376.247938                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 103376.247938                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76710.242341                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76710.242341                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81828.214152                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81828.214152                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76710.242341                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 86891.177970                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 85034.464643                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76710.242341                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 86891.177970                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 85034.464643                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.unused_prefetches              424                       # number of HardPF blocks evicted w/o reference
-system.cpu.l2cache.writebacks::writebacks        97140                       # number of writebacks
-system.cpu.l2cache.writebacks::total            97140                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data         3182                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total         3182                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst           28                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total           28                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data          100                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total          100                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst           28                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data         3282                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total         3310                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst           28                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data         3282                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total         3310                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher       112662                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total       112662                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data           16                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total           16                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         8337                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         8337                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst        10907                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total        10907                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        37406                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        37406                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst        10907                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        45743                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        56650                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst        10907                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        45743                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher       112662                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       169312                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher  10325101509                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total  10325101509                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data       232500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       232500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    662233000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    662233000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    771578500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    771578500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   2838075000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2838075000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    771578500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   3500308000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   4271886500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    771578500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   3500308000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher  10325101509                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  14596988009                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.056099                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.056099                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.033507                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.033507                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.110605                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.110605                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.033507                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.093966                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.069739                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.033507                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.093966                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.208431                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 91646.708819                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 91646.708819                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14531.250000                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14531.250000                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79433.009476                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79433.009476                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70741.587971                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70741.587971                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75872.186280                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75872.186280                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70741.587971                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 76521.172638                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75408.411297                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70741.587971                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 76521.172638                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 91646.708819                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 86213.546642                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1623643                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       811337                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests        80260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops        67456                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops        56671                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops        10785                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        663721                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       357454                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean       550979                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        79349                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq       142185                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq           16                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp           16                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       148612                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       148612                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq       325529                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       338193                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       976039                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      1459935                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2435974                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     41632640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     62278272                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          103910912                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      318692                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples      1131024                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.140178                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.373630                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             983264     86.94%     86.94% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1             136975     12.11%     99.05% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2              10785      0.95%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total        1131024                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     1623114500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          4.8                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     488687208                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          1.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     730433064                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          2.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp             144751                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        97140                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            28117                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              8337                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             8337                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        144752                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       431450                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 431450                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     16014592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                16014592                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            278362                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  278362    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              278362                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           747889943                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          799798093                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
index cc971b1f8..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,807 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.208778                       # Number of seconds simulated
-sim_ticks                                1208777694500                       # Number of ticks simulated
-final_tick                               1208777694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 390102                       # Simulator instruction rate (inst/s)
-host_op_rate                                   390102                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              258186532                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 253640                       # Number of bytes of host memory used
-host_seconds                                  4681.80                       # Real time elapsed on the host
-sim_insts                                  1826378509                       # Number of instructions simulated
-sim_ops                                    1826378509                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             61312                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         124970112                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            125031424                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        61312                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           61312                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     65416896                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          65416896                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                958                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1952658                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1953616                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1022139                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1022139                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                50722                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            103385521                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               103436244                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           50722                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              50722                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          54118219                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               54118219                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          54118219                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               50722                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           103385521                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              157554463                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       1953616                       # Number of read requests accepted
-system.physmem.writeReqs                      1022139                       # Number of write requests accepted
-system.physmem.readBursts                     1953616                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1022139                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                124948416                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     83008                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  65415616                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 125031424                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               65416896                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     1297                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              118316                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              113525                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              115740                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              117258                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              117310                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              117126                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              119402                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              124113                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              126650                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              129582                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             128169                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             129917                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             125580                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             124837                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             122150                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             122644                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               61421                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               61661                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               60724                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               61398                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               61819                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               63309                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               64356                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               65855                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               65577                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               66031                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              65643                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              65945                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              64508                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              64526                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              64900                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              64446                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1208777578000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 1953616                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1022139                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   1830097                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    122205                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        17                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    30602                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    32045                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    55307                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    59695                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    60116                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    60223                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    60190                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    60196                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    60182                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    60140                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    60199                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    60169                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    60684                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    61042                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    60657                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    61101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    59828                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    59617                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       96                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       18                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        7                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1831457                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      103.940817                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      81.136003                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     130.529919                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        1452947     79.33%     79.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       261995     14.31%     93.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        48664      2.66%     96.30% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        20593      1.12%     97.42% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        13175      0.72%     98.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         7238      0.40%     98.53% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5438      0.30%     98.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         4580      0.25%     99.08% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        16827      0.92%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1831457                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         59614                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        32.747643                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      146.947369                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           59453     99.73%     99.73% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023          115      0.19%     99.92% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535            9      0.02%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047            9      0.02%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559            8      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071            3      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583            3      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095            3      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607            2      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119            2      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::10752-11263            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::12288-12799            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14848-15359            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           59614                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         59614                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.145620                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.109391                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.119268                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              27453     46.05%     46.05% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1268      2.13%     48.18% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              26337     44.18%     92.36% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               4007      6.72%     99.08% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                455      0.76%     99.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 71      0.12%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 15      0.03%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  6      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::33                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           59614                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    36537628750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               73143610000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   9761595000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       18714.99                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  37464.99                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         103.37                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          54.12                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      103.44                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       54.12                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.23                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.81                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.42                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.02                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.80                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     723773                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    419204                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   37.07                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  41.01                       # Row buffer hit rate for writes
-system.physmem.avgGap                       406208.70                       # Average gap between requests
-system.physmem.pageHitRate                      38.43                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 6714376200                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 3663598125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                7353738600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3243518640                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            78951397200                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           415074736440                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           361165338750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             876166703955                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              724.837554                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   598070170000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     40363700000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    570342873000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 7131423600                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 3891153750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                7874224800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3379812480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            78951397200                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           426560774805                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           351089866500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             878878653135                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              727.081103                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   581228871000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     40363700000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    587184084000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               246097965                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         186356162                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          15588061                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            167640085                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               165196337                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             98.542265                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                18413332                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect             104391                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups             297                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits                 67                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses              230                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted           98                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    452860657                       # DTB read hits
-system.cpu.dtb.read_misses                    4979867                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                457840524                       # DTB read accesses
-system.cpu.dtb.write_hits                   161378231                       # DTB write hits
-system.cpu.dtb.write_misses                   1709431                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               163087662                       # DTB write accesses
-system.cpu.dtb.data_hits                    614238888                       # DTB hits
-system.cpu.dtb.data_misses                    6689298                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                620928186                       # DTB accesses
-system.cpu.itb.fetch_hits                   597989612                       # ITB hits
-system.cpu.itb.fetch_misses                        19                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               597989631                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.numCycles                       2417555389                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1826378509                       # Number of instructions committed
-system.cpu.committedOps                    1826378509                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      51811935                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.323688                       # CPI: cycles per instruction
-system.cpu.ipc                               0.755465                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass            83736345      4.58%      4.58% # Class of committed instruction
-system.cpu.op_class_0::IntAlu              1129914150     61.87%     66.45% # Class of committed instruction
-system.cpu.op_class_0::IntMult                     75      0.00%     66.45% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     66.45% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                805244      0.04%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                    13      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                   100      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                   11      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                    24      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.50% # Class of committed instruction
-system.cpu.op_class_0::MemRead              449492741     24.61%     91.11% # Class of committed instruction
-system.cpu.op_class_0::MemWrite             162429806      8.89%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total               1826378509                       # Class of committed instruction
-system.cpu.tickCycles                      2075251932                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                       342303457                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements           9121974                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4080.726355                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           601538856                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9126070                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             65.914337                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       16821281500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4080.726355                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.996271                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.996271                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1562                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2407                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1231275880                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1231275880                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    443056865                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       443056865                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    158481991                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      158481991                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     601538856                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        601538856                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    601538856                       # number of overall hits
-system.cpu.dcache.overall_hits::total       601538856                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7289538                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7289538                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      2246511                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      2246511                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      9536049                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9536049                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9536049                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9536049                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 185480529000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 185480529000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 108417025500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 108417025500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 293897554500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 293897554500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 293897554500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 293897554500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    450346403                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    450346403                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    611074905                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    611074905                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    611074905                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    611074905                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016187                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.016187                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013977                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.013977                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.015605                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.015605                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.015605                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.015605                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 25444.757816                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 25444.757816                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48260.180119                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 48260.180119                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 30819.635522                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 30819.635522                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 30819.635522                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 30819.635522                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3686603                       # number of writebacks
-system.cpu.dcache.writebacks::total           3686603                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        50808                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        50808                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       359171                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       359171                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       409979                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       409979                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       409979                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       409979                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7238730                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7238730                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1887340                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1887340                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9126070                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9126070                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9126070                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9126070                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 177011068000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 177011068000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  83258719000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  83258719000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 260269787000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 260269787000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 260269787000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 260269787000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016074                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016074                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011742                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011742                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014934                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.014934                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014934                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.014934                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24453.332007                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24453.332007                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44114.319095                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44114.319095                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28519.372194                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 28519.372194                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28519.372194                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 28519.372194                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 3                       # number of replacements
-system.cpu.icache.tags.tagsinuse           750.173547                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           597988654                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               958                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          624205.275574                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   750.173547                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.366296                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.366296                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          955                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          874                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.466309                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1195980182                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1195980182                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    597988654                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       597988654                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     597988654                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        597988654                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    597988654                       # number of overall hits
-system.cpu.icache.overall_hits::total       597988654                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          958                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           958                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          958                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            958                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          958                       # number of overall misses
-system.cpu.icache.overall_misses::total           958                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     76338000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     76338000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     76338000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     76338000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     76338000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     76338000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    597989612                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    597989612                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    597989612                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    597989612                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    597989612                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    597989612                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 79684.759916                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 79684.759916                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 79684.759916                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 79684.759916                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 79684.759916                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 79684.759916                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            3                       # number of writebacks
-system.cpu.icache.writebacks::total                 3                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          958                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          958                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          958                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          958                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          958                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          958                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     75380000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     75380000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     75380000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     75380000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     75380000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     75380000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78684.759916                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78684.759916                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78684.759916                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 78684.759916                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78684.759916                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 78684.759916                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          1920891                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30765.315888                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14409692                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1950696                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.386949                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      89219766000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 14798.392410                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    42.817395                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15924.106083                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.451611                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001307                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.485965                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.938883                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29805                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1217                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        12865                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        15532                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.909576                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        149830076                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       149830076                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3686603                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3686603                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            3                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            3                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1106830                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1106830                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6066582                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6066582                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7173412                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7173412                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7173412                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7173412                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       780510                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       780510                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          958                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          958                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1172148                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1172148                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          958                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1952658                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1953616                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          958                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1952658                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1953616                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  68734828000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  68734828000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     73941000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     73941000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 102426227000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 102426227000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     73941000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 171161055000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 171234996000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     73941000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 171161055000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 171234996000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3686603                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3686603                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            3                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1887340                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1887340                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          958                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          958                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7238730                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7238730                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          958                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9126070                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9127028                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          958                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9126070                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9127028                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.413550                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.413550                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.161927                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.161927                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.213965                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.214047                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.213965                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.214047                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 88063.994055                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 88063.994055                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77182.672234                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77182.672234                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87383.356880                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87383.356880                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77182.672234                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87655.418921                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 87650.283372                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77182.672234                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87655.418921                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 87650.283372                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1022139                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1022139                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       780510                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       780510                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          958                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          958                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1172148                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1172148                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          958                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1952658                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1953616                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          958                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1952658                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1953616                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  60929728000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  60929728000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     64361000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     64361000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  90704747000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  90704747000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     64361000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 151634475000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 151698836000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     64361000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 151634475000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 151698836000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.413550                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.413550                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.161927                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.161927                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.213965                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.214047                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.213965                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.214047                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78063.994055                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 78063.994055                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67182.672234                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67182.672234                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77383.356880                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77383.356880                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67182.672234                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77655.418921                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77650.283372                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67182.672234                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77655.418921                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77650.283372                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18249005                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9121977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1268                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1268                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7239688                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4708742                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            3                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6334123                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1887340                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1887340                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          958                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7238730                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1919                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27374114                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27376033                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        61504                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    820011072                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          820072576                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1920891                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11047919                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000115                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.010713                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11046651     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1268      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11047919                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12811108500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1437000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13689105000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1173106                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1022139                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           897726                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            780510                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           780510                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1173106                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5827097                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5827097                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    190448320                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               190448320                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3873481                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 3873481    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             3873481                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8428417500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        10685410500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
index f667a67d9..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,1095 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.669588                       # Number of seconds simulated
-sim_ticks                                669587683000                       # Number of ticks simulated
-final_tick                               669587683000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 207572                       # Simulator instruction rate (inst/s)
-host_op_rate                                   207572                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               80060022                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 254664                       # Number of bytes of host memory used
-host_seconds                                  8363.57                       # Real time elapsed on the host
-sim_insts                                  1736043781                       # Number of instructions simulated
-sim_ops                                    1736043781                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             60736                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         125489536                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            125550272                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        60736                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           60736                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     65555456                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          65555456                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                949                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1960774                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1961723                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1024304                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1024304                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                90707                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            187413149                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               187503855                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           90707                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              90707                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          97904214                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               97904214                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          97904214                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               90707                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           187413149                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              285408070                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       1961723                       # Number of read requests accepted
-system.physmem.writeReqs                      1024304                       # Number of write requests accepted
-system.physmem.readBursts                     1961723                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1024304                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                125465280                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     84992                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  65553920                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 125550272                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               65555456                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     1328                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              118674                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              113905                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              116110                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              117640                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              117758                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              117504                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              119855                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              124644                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              127350                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              130115                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             128783                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             130505                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             126282                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             125429                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             122618                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             123223                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               61508                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               61766                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               60822                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               61512                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               61965                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               63432                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               64483                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               65996                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               65772                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               66160                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              65806                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              66084                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              64700                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              64663                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              65022                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              64589                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    669587587500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 1961723                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1024304                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   1618543                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    241060                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     69851                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                     30927                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        13                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    26257                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    27847                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    49475                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    56829                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    59490                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    60645                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    60944                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    61173                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    61265                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    61375                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    61421                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    61570                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    62336                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    63644                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    65120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    62738                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    61667                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    60239                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      191                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                       38                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                       14                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        7                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        4                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1769781                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      107.933083                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      82.950192                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     137.486388                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        1375005     77.69%     77.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       271238     15.33%     93.02% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        53445      3.02%     96.04% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        21262      1.20%     97.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        12891      0.73%     97.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         6578      0.37%     98.34% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         4909      0.28%     98.62% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         3869      0.22%     98.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        20584      1.16%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1769781                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         60104                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        32.614784                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      150.080179                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-511           59932     99.71%     99.71% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-1023          127      0.21%     99.93% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1535           10      0.02%     99.94% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-2047            7      0.01%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2559            8      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-3071            4      0.01%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-3583            3      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3584-4095            1      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4607            2      0.00%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4608-5119            3      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::6656-7167            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::8704-9215            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-9727            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::11776-12287            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::14848-15359            2      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           60104                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         60104                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.041794                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.999820                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.231211                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              31815     52.93%     52.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1444      2.40%     55.34% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              21085     35.08%     90.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               4727      7.86%     98.28% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                762      1.27%     99.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                188      0.31%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                 35      0.06%     99.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                 13      0.02%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                  6      0.01%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                  1      0.00%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::26                  5      0.01%     99.96% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::27                  2      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28                  1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::30                  1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::31                  1      0.00%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32                  3      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::33                  2      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::34                  2      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::35                  1      0.00%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36                  2      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::37                  1      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::38                  3      0.00%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::39                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::41                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::42                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           60104                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    40549512750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               77306919000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   9801975000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       20684.36                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  39434.36                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         187.38                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          97.90                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      187.50                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       97.90                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           2.23                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       1.46                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.76                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.10                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.98                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     792652                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    422237                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   40.43                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  41.22                       # Row buffer hit rate for writes
-system.physmem.avgGap                       224240.30                       # Average gap between requests
-system.physmem.pageHitRate                      40.70                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 6484506840                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 3538173375                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                7379478600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3249616320                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            43734125760                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           304395031755                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           134738783250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             503519715900                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              751.985934                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   222173701250                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     22358960000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    425054234250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 6895022400                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 3762165000                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                7911430800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3387718080                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            43734125760                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           311120339490                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           128839390500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             505650192030                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              755.167712                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   212315780250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     22358960000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    434911888500                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               409349783                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         318159413                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          15962959                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            282310323                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               278567233                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             98.674122                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                26172089                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 47                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           12632                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               1004                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            11628                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted           76                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    644930756                       # DTB read hits
-system.cpu.dtb.read_misses                   12159240                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                657089996                       # DTB read accesses
-system.cpu.dtb.write_hits                   218090963                       # DTB write hits
-system.cpu.dtb.write_misses                   7511655                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               225602618                       # DTB write accesses
-system.cpu.dtb.data_hits                    863021719                       # DTB hits
-system.cpu.dtb.data_misses                   19670895                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                882692614                       # DTB accesses
-system.cpu.itb.fetch_hits                   420612911                       # ITB hits
-system.cpu.itb.fetch_misses                        37                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               420612948                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.numCycles                       1339175367                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles          431750962                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                     3410040939                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   409349783                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          304740326                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     884658040                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                45380368                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          1660                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 420612911                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes               8286314                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples         1339100880                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.546515                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.150664                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                714090223     53.33%     53.33% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 47658538      3.56%     56.89% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 24213511      1.81%     58.69% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 45104764      3.37%     62.06% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                142790793     10.66%     72.72% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                 65948937      4.92%     77.65% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                 43596223      3.26%     80.91% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                 29427236      2.20%     83.10% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                226270655     16.90%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total           1339100880                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.305673                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.546374                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                353769972                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             403619551                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 524217734                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              34804152                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles               22689471                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             62026814                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                   760                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts             3256105292                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                  2070                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles               22689471                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                372006695                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles               212568628                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles           7422                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 537155412                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles             194673252                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts             3173749438                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents               1811256                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents               20472342                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents              148588016                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents               30888023                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands          2371822708                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            4117670877                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       4117534302                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups            136574                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps            1376202963                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                995619745                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            149                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  99632674                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            717246724                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           272457234                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          90451892                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         58631522                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                 2884174304                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 130                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                2620036143                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           1544818                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined      1148130652                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    502718906                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            101                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples    1339100880                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.956564                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.148176                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           535608565     40.00%     40.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           169639715     12.67%     52.67% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           157955882     11.80%     64.46% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3           149207498     11.14%     75.60% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4           126008488      9.41%     85.01% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5            84159132      6.28%     91.30% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6            68020206      5.08%     96.38% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7            34099830      2.55%     98.92% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8            14401564      1.08%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total      1339100880                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                13158046     35.85%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     35.85% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               18960543     51.65%     87.50% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               4589272     12.50%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu            1716921702     65.53%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                  112      0.00%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.53% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd              896133      0.03%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                  22      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                 165      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                 32      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                  26      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.56% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            671538399     25.63%     91.20% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           230679552      8.80%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total             2620036143                       # Type of FU issued
-system.cpu.iq.rate                           1.956455                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    36707861                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.014010                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         6615486651                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes        4031199558                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses   2518604332                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads             1939194                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            1248781                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses       886609                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses             2655777108                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                  966896                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         69396468                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads    272651061                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses       372885                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation       145563                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores    111728732                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads          286                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked       6308614                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles               22689471                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles               149827283                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles              21278630                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts          3035173177                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts           6594541                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             717246724                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            272457234                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                130                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 801857                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents              20733670                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents         145563                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect       10633550                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      8701156                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts             19334706                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts            2574881369                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             657090005                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          45154774                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                     150998743                       # number of nop insts executed
-system.cpu.iew.exec_refs                    882692691                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                315484112                       # Number of branches executed
-system.cpu.iew.exec_stores                  225602686                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.922737                       # Inst execution rate
-system.cpu.iew.wb_sent                     2549313271                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                    2519490941                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                1487485532                       # num instructions producing a value
-system.cpu.iew.wb_consumers                1918368513                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.881375                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.775391                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       998632615                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts          15962246                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples   1201120469                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.515069                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.548329                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    712379439     59.31%     59.31% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    159650119     13.29%     72.60% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     79517213      6.62%     79.22% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     52024602      4.33%     83.55% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     28479101      2.37%     85.92% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5     19489140      1.62%     87.55% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6     19970906      1.66%     89.21% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7     23045357      1.92%     91.13% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8    106564592      8.87%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total   1201120469                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts           1819780126                       # Number of instructions committed
-system.cpu.commit.committedOps             1819780126                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      605324165                       # Number of memory references committed
-system.cpu.commit.loads                     444595663                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                  214632552                       # Number of branches committed
-system.cpu.commit.fp_insts                     805525                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                1718967519                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             16767440                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass     83736345      4.60%      4.60% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu       1129914149     62.09%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult              75      0.00%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     66.69% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd         805244      0.04%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp             13      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt            100      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult            11      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv             24      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.74% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       444595663     24.43%     91.17% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite      160728502      8.83%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total        1819780126                       # Class of committed instruction
-system.cpu.commit.bw_lim_events             106564592                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   3827189418                       # The number of ROB reads
-system.cpu.rob.rob_writes                  5774940551                       # The number of ROB writes
-system.cpu.timesIdled                             705                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           74487                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                  1736043781                       # Number of Instructions Simulated
-system.cpu.committedOps                    1736043781                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.771395                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.771395                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.296353                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.296353                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               3463571137                       # number of integer regfile reads
-system.cpu.int_regfile_writes              2019338951                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                     39668                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                      612                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                      25                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements           9207202                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4087.451175                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           712346624                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9211298                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             77.334011                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        5127954500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4087.451175                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997913                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997913                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          699                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         2968                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1470154674                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1470154674                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    556848448                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       556848448                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    155498172                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      155498172                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data            4                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data     712346620                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        712346620                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    712346620                       # number of overall hits
-system.cpu.dcache.overall_hits::total       712346620                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data     12894733                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total      12894733                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      5230330                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      5230330                       # number of WriteReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data     18125063                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total       18125063                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data     18125063                       # number of overall misses
-system.cpu.dcache.overall_misses::total      18125063                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 412093066500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 412093066500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 315139193599                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 315139193599                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        85500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total        85500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 727232260099                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 727232260099                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 727232260099                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 727232260099                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    569743181                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    569743181                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data            5                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    730471683                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    730471683                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    730471683                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    730471683                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.022633                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.022633                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032541                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.032541                       # miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.200000                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.024813                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.024813                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.024813                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.024813                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31958.247332                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 31958.247332                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60252.258194                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 60252.258194                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85500                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85500                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 40123.019716                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 40123.019716                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 40123.019716                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 40123.019716                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs     15672953                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets      9573691                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs           1104455                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets           68040                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.190667                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets   140.706805                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3727750                       # number of writebacks
-system.cpu.dcache.writebacks::total           3727750                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      5562625                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      5562625                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data      3351141                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total      3351141                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      8913766                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      8913766                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      8913766                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      8913766                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7332108                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7332108                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1879189                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1879189                       # number of WriteReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9211297                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9211297                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9211297                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9211297                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 182971511500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 182971511500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  84313777567                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  84313777567                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        84500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 267285289067                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 267285289067                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 267285289067                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 267285289067                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012869                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012869                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012610                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.012610                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012610                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.012610                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 24954.830384                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24954.830384                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44867.108932                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44867.108932                       # average WriteReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84500                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84500                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29017.117684                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 29017.117684                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29017.117684                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 29017.117684                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 1                       # number of replacements
-system.cpu.icache.tags.tagsinuse           753.790798                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           420611422                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               949                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          443215.407798                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   753.790798                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.368062                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.368062                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          948                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          882                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.462891                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         841226771                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        841226771                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    420611422                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       420611422                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     420611422                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        420611422                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    420611422                       # number of overall hits
-system.cpu.icache.overall_hits::total       420611422                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         1489                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1489                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         1489                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1489                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         1489                       # number of overall misses
-system.cpu.icache.overall_misses::total          1489                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    114620499                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    114620499                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    114620499                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    114620499                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    114620499                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    114620499                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    420612911                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    420612911                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    420612911                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    420612911                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    420612911                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    420612911                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000004                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000004                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76978.172599                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 76978.172599                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 76978.172599                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 76978.172599                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 76978.172599                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 76978.172599                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          274                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    68.500000                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
-system.cpu.icache.writebacks::total                 1                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          540                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          540                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          540                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          540                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          540                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          540                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          949                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          949                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          949                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          949                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          949                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          949                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     79774499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     79774499                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     79774499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     79774499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     79774499                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     79774499                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84061.642782                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84061.642782                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84061.642782                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 84061.642782                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84061.642782                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 84061.642782                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          1929018                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31408.626842                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14580161                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1958805                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.443396                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      28140218000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 14352.619403                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    25.692409                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 17030.315030                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.438007                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.000784                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.519724                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.958515                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29787                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          977                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          615                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        17550                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        10488                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.909027                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        151193610                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       151193610                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3727750                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3727750                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            1                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1106786                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1106786                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6143738                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6143738                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7250524                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7250524                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7250524                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7250524                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       772419                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       772419                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          949                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          949                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1188355                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1188355                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          949                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1960774                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1961723                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          949                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1960774                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1961723                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  69313632000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  69313632000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     78342500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     78342500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 106514273500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 106514273500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     78342500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 175827905500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 175906248000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     78342500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 175827905500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 175906248000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3727750                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3727750                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1879205                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1879205                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          949                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          949                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7332093                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7332093                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          949                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9211298                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9212247                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          949                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9211298                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9212247                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.411035                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.411035                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.162076                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.162076                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.212866                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.212947                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.212866                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.212947                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 89735.793656                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89735.793656                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82552.687039                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82552.687039                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89631.695495                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89631.695495                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82552.687039                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89672.703483                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 89669.259116                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82552.687039                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89672.703483                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 89669.259116                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1024304                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1024304                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          240                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          240                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       772419                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       772419                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          949                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          949                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1188355                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1188355                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          949                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1960774                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1961723                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          949                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1960774                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1961723                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  61589442000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  61589442000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     68852500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     68852500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  94630723500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  94630723500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     68852500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 156220165500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 156289018000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     68852500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 156220165500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 156289018000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.411035                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.411035                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.162076                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.162076                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.212866                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.212947                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.212866                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.212947                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 79735.793656                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79735.793656                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72552.687039                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72552.687039                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79631.695495                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79631.695495                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72552.687039                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 79672.703483                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 79669.259116                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72552.687039                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 79672.703483                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79669.259116                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18419450                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9207203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1275                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1275                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7333042                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4752054                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6384166                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1879205                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1879205                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          949                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7332093                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1899                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27629798                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27631697                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        60800                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    828099072                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          828159872                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1929018                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11141265                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000114                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.010697                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11139990     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1275      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11141265                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12937476000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1423999                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13816947000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          2.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1189304                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1024304                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           903679                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            772419                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           772419                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1189304                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5851429                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5851429                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    191105728                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               191105728                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3889706                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 3889706    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             3889706                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8475680000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        10684396000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
index 272b9aec7..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.913189                       # Number of seconds simulated
-sim_ticks                                913189263000                       # Number of ticks simulated
-final_tick                               913189263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                2928853                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2928852                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1469736098                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 279876                       # Number of bytes of host memory used
-host_seconds                                   621.33                       # Real time elapsed on the host
-sim_insts                                  1819780127                       # Number of instructions simulated
-sim_ops                                    1819780127                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        7305514036                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1974795935                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           9280309971                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   7305514036                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      7305514036                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      827777307                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         827777307                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst         1826378509                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          444595663                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            2270974172                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         160728502                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            160728502                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999999926                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2162526450                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10162526375                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999999926                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999999926                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           906468506                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              906468506                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999999926                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3068994956                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11068994882                       # Total bandwidth to/from this memory (bytes/s)
-system.membus.trans_dist::ReadReq          2270974172                       # Transaction distribution
-system.membus.trans_dist::ReadResp         2270974172                       # Transaction distribution
-system.membus.trans_dist::WriteReq          160728502                       # Transaction distribution
-system.membus.trans_dist::WriteResp         160728502                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   3652757018                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port   1210648330                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             4863405348                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   7305514036                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   2802573242                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total             10108087278                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        2431702674                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.751070                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.432393                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               605324165     24.89%     24.89% # Request fanout histogram
-system.membus.snoop_fanout::1              1826378509     75.11%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          2431702674                       # Request fanout histogram
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    444595663                       # DTB read hits
-system.cpu.dtb.read_misses                    4897078                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                449492741                       # DTB read accesses
-system.cpu.dtb.write_hits                   160728502                       # DTB write hits
-system.cpu.dtb.write_misses                   1701304                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               162429806                       # DTB write accesses
-system.cpu.dtb.data_hits                    605324165                       # DTB hits
-system.cpu.dtb.data_misses                    6598382                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                611922547                       # DTB accesses
-system.cpu.itb.fetch_hits                  1826378509                       # ITB hits
-system.cpu.itb.fetch_misses                        18                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses              1826378527                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.numCycles                       1826378527                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1819780127                       # Number of instructions committed
-system.cpu.committedOps                    1819780127                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1725565901                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 805526                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534877                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    164021647                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1725565901                       # number of integer instructions
-system.cpu.num_fp_insts                        805526                       # number of float instructions
-system.cpu.num_int_register_reads          2347934659                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1376202618                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                  357                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                 345                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     611922547                       # number of memory refs
-system.cpu.num_load_insts                   449492741                       # Number of load instructions
-system.cpu.num_store_insts                  162429806                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 1826378527                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         214632552                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              83736345      4.58%      4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu                1129914150     61.87%     66.45% # Class of executed instruction
-system.cpu.op_class::IntMult                       75      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  805244      0.04%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      13      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt                     100      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult                     11      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv                      24      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::MemRead                449492741     24.61%     91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite               162429806      8.89%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1826378509                       # Class of executed instruction
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
index 86be7ae28..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,543 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  2.636720                       # Number of seconds simulated
-sim_ticks                                2636719559500                       # Number of ticks simulated
-final_tick                               2636719559500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1392133                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1392132                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2017091448                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 252104                       # Number of bytes of host memory used
-host_seconds                                  1307.19                       # Real time elapsed on the host
-sim_insts                                  1819780127                       # Number of instructions simulated
-sim_ops                                    1819780127                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             51328                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         124892160                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            124943488                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        51328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           51328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     65405568                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          65405568                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                802                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1951440                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1952242                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1021962                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1021962                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                19467                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             47366494                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                47385960                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           19467                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              19467                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          24805660                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               24805660                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          24805660                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               19467                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            47366494                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               72191620                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                    444595663                       # DTB read hits
-system.cpu.dtb.read_misses                    4897078                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                449492741                       # DTB read accesses
-system.cpu.dtb.write_hits                   160728502                       # DTB write hits
-system.cpu.dtb.write_misses                   1701304                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses               162429806                       # DTB write accesses
-system.cpu.dtb.data_hits                    605324165                       # DTB hits
-system.cpu.dtb.data_misses                    6598382                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                611922547                       # DTB accesses
-system.cpu.itb.fetch_hits                  1826378510                       # ITB hits
-system.cpu.itb.fetch_misses                        18                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses              1826378528                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   29                       # Number of system calls
-system.cpu.numCycles                       5273439119                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1819780127                       # Number of instructions committed
-system.cpu.committedOps                    1819780127                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1725565901                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 805526                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534877                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    164021647                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1725565901                       # number of integer instructions
-system.cpu.num_fp_insts                        805526                       # number of float instructions
-system.cpu.num_int_register_reads          2347934659                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1376202618                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                  357                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                 345                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     611922547                       # number of memory refs
-system.cpu.num_load_insts                   449492741                       # Number of load instructions
-system.cpu.num_store_insts                  162429806                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                 5273439119                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                         214632552                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              83736345      4.58%      4.58% # Class of executed instruction
-system.cpu.op_class::IntAlu                1129914150     61.87%     66.45% # Class of executed instruction
-system.cpu.op_class::IntMult                       75      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     66.45% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  805244      0.04%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      13      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatCvt                     100      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatMult                     11      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatDiv                      24      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.50% # Class of executed instruction
-system.cpu.op_class::MemRead                449492741     24.61%     91.11% # Class of executed instruction
-system.cpu.op_class::MemWrite               162429806      8.89%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1826378509                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           9107638                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4079.293901                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           596212431                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9111734                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             65.433476                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       41036287500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4079.293901                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995921                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995921                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1197                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2638                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          206                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1219760064                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1219760064                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    437373249                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       437373249                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    158839182                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      158839182                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data     596212431                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        596212431                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    596212431                       # number of overall hits
-system.cpu.dcache.overall_hits::total       596212431                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7222414                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7222414                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1889320                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1889320                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      9111734                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9111734                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9111734                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9111734                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 151181633000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 151181633000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  62898029000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  62898029000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 214079662000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 214079662000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 214079662000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 214079662000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    444595663                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    444595663                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    160728502                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    605324165                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    605324165                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    605324165                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    605324165                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.016245                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.016245                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011755                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.011755                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.015053                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.015053                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.015053                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.015053                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20932.285660                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 20932.285660                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33291.358266                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 33291.358266                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23494.942017                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23494.942017                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23494.942017                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23494.942017                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3679426                       # number of writebacks
-system.cpu.dcache.writebacks::total           3679426                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7222414                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7222414                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1889320                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1889320                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9111734                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9111734                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9111734                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9111734                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 143959219000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 143959219000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  61008709000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  61008709000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 204967928000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 204967928000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 204967928000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 204967928000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.016245                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016245                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011755                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011755                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015053                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.015053                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015053                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.015053                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19932.285660                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19932.285660                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32291.358266                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32291.358266                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22494.942017                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22494.942017                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22494.942017                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22494.942017                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 1                       # number of replacements
-system.cpu.icache.tags.tagsinuse           612.605858                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs          1826377708                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               802                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          2277278.937656                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   612.605858                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.299124                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.299124                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          801                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.391113                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        3652757822                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       3652757822                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst   1826377708                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total      1826377708                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst    1826377708                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total       1826377708                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst   1826377708                       # number of overall hits
-system.cpu.icache.overall_hits::total      1826377708                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          802                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           802                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          802                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            802                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          802                       # number of overall misses
-system.cpu.icache.overall_misses::total           802                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     49759500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     49759500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     49759500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     49759500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     49759500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     49759500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst   1826378510                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total   1826378510                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst   1826378510                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total   1826378510                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst   1826378510                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total   1826378510                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62044.264339                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 62044.264339                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 62044.264339                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 62044.264339                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 62044.264339                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 62044.264339                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            1                       # number of writebacks
-system.cpu.icache.writebacks::total                 1                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          802                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          802                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          802                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          802                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          802                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          802                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     48957500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     48957500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     48957500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     48957500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     48957500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     48957500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61044.264339                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61044.264339                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61044.264339                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 61044.264339                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61044.264339                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 61044.264339                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          1919525                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30540.825713                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14380256                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1949317                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.377074                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     218471945000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 15091.675189                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    38.824340                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15410.326183                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.460561                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.001185                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.470286                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.932032                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29792                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1058                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1255                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27302                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        149600037                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       149600037                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3679426                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3679426                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            1                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1106935                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1106935                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6053359                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6053359                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7160294                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7160294                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7160294                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7160294                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       782385                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       782385                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          802                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          802                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1169055                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1169055                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          802                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1951440                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1952242                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          802                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1951440                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1952242                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  46551911500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  46551911500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     47746500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     47746500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  69565328500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  69565328500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     47746500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 116117240000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 116164986500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     47746500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 116117240000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 116164986500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3679426                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3679426                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1889320                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1889320                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          802                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          802                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7222414                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7222414                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          802                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9111734                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9112536                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          802                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9111734                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9112536                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.414109                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.414109                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.161865                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.161865                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.214168                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.214237                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.214168                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.214237                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.005113                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.005113                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59534.289277                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59534.289277                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59505.607948                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59505.607948                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59534.289277                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59503.361620                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59503.374326                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59534.289277                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59503.361620                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59503.374326                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1021962                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1021962                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          242                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       782385                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       782385                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          802                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          802                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1169055                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1169055                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          802                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1951440                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1952242                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          802                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1951440                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1952242                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  38728061500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  38728061500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     39726500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     39726500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  57874778500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  57874778500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     39726500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  96602840000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  96642566500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     39726500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  96602840000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  96642566500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.414109                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.414109                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.161865                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.161865                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.214168                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.214237                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.214168                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.214237                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.005113                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.005113                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49534.289277                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49534.289277                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49505.607948                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49505.607948                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49534.289277                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49503.361620                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49503.374326                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49534.289277                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49503.361620                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49503.374326                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18220175                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9107639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1122                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1122                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7223216                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4701388                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            1                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6325775                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1889320                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1889320                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          802                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7222414                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1605                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27331106                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27332711                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        51392                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    818634240                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          818685632                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1919525                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11032061                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000102                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.010084                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11030939     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1122      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11032061                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12789514500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1203000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13667601000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1169857                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1021962                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           896683                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            782385                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           782385                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1169857                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5823129                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5823129                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    190349056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               190349056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3870887                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 3870887    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             3870887                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          7958742500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         9761210000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt
index 80a1c9ff6..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/minor-timing/stats.txt
@@ -1,917 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  1.116866                       # Number of seconds simulated
-sim_ticks                                1116865668500                       # Number of ticks simulated
-final_tick                               1116865668500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 304077                       # Simulator instruction rate (inst/s)
-host_op_rate                                   327597                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              219876370                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 272296                       # Number of bytes of host memory used
-host_seconds                                  5079.52                       # Real time elapsed on the host
-sim_insts                                  1544563088                       # Number of instructions simulated
-sim_ops                                    1664032481                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             50112                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         130931712                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            130981824                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        50112                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           50112                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     67207872                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          67207872                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                783                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            2045808                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               2046591                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1050123                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1050123                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                44868                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            117231388                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               117276256                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           44868                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              44868                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          60175430                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               60175430                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          60175430                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               44868                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           117231388                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              177451686                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       2046591                       # Number of read requests accepted
-system.physmem.writeReqs                      1050123                       # Number of write requests accepted
-system.physmem.readBursts                     2046591                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1050123                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                130898176                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                     83648                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                  67206400                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 130981824                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys               67207872                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     1307                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              127279                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              124661                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              121601                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              123656                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              122620                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              122679                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              123247                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              123770                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              131396                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              133511                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             132081                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             133308                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             133249                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             133362                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             129309                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             129555                       # Per bank write bursts
-system.physmem.perBankWrBursts::0               66136                       # Per bank write bursts
-system.physmem.perBankWrBursts::1               64410                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               62576                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               63006                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               63000                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               63100                       # Per bank write bursts
-system.physmem.perBankWrBursts::6               64443                       # Per bank write bursts
-system.physmem.perBankWrBursts::7               65436                       # Per bank write bursts
-system.physmem.perBankWrBursts::8               67310                       # Per bank write bursts
-system.physmem.perBankWrBursts::9               67797                       # Per bank write bursts
-system.physmem.perBankWrBursts::10              67549                       # Per bank write bursts
-system.physmem.perBankWrBursts::11              67882                       # Per bank write bursts
-system.physmem.perBankWrBursts::12              67326                       # Per bank write bursts
-system.physmem.perBankWrBursts::13              67793                       # Per bank write bursts
-system.physmem.perBankWrBursts::14              66482                       # Per bank write bursts
-system.physmem.perBankWrBursts::15              65854                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1116865574000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 2046591                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1050123                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   1916619                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                    128648                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        17                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    32746                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    33984                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    56911                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    61204                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    61629                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    61690                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                    61591                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                    61663                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                    61651                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                    61697                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                    61747                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                    61696                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                    62170                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                    62557                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    62067                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                    62573                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                    61301                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                    61138                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                       84                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      1910138                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      103.711175                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      81.836423                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     125.540224                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        1485349     77.76%     77.76% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       305158     15.98%     93.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        52532      2.75%     96.49% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        21047      1.10%     97.59% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        13374      0.70%     98.29% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         7565      0.40%     98.69% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         5491      0.29%     98.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         5162      0.27%     99.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        14460      0.76%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        1910138                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         61136                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        33.411672                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      159.590236                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-1023          61090     99.92%     99.92% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-2047           21      0.03%     99.96% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-3071           10      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3072-4095            7      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-5119            3      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::9216-10239            2      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::13312-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::15360-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           61136                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         61136                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        17.176459                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       17.141461                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.097536                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              27008     44.18%     44.18% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1128      1.85%     46.02% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              28688     46.92%     92.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               3895      6.37%     99.32% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20                363      0.59%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                 46      0.08%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                  6      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::26                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           61136                       # Writes before turning the bus around for reads
-system.physmem.totQLat                    38124700750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               76473775750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                  10226420000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       18640.30                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  37390.30                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         117.20                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                          60.17                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      117.28                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                       60.18                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           1.39                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.92                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.47                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.02                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.32                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     773341                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    411895                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   37.81                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  39.22                       # Row buffer hit rate for writes
-system.physmem.avgGap                       360661.52                       # Average gap between requests
-system.physmem.pageHitRate                      38.29                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                 7039078200                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 3840766875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                7717881600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               3318453360                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            72947846400                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           420697412235                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           301083150000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             816644588670                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              731.196952                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   498171344000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     37294400000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    581396539000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                 7401549960                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 4038544125                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                8234959200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               3486194640                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            72947846400                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           429293377035                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           293542830000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             818945301360                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              733.256935                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   485580062750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     37294400000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    593987729250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               239639355                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         186342486                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          14526193                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            130646338                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               122079091                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             93.442413                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                15657057                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups             537                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits                230                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses              307                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          164                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                       2233731337                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1544563088                       # Number of instructions committed
-system.cpu.committedOps                    1664032481                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      41470388                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.446190                       # CPI: cycles per instruction
-system.cpu.ipc                               0.691472                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu              1030178776     61.91%     61.91% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 700322      0.04%     61.95% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                3      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.95% # Class of committed instruction
-system.cpu.op_class_0::MemRead              458306334     27.54%     89.49% # Class of committed instruction
-system.cpu.op_class_0::MemWrite             174847046     10.51%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total               1664032481                       # Class of committed instruction
-system.cpu.tickCycles                      1834123667                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                       399607670                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements           9221041                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4085.616095                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           624218928                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9225137                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             67.665004                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        9804990500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4085.616095                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997465                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997465                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          251                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1231                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2553                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1276841941                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1276841941                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    453887732                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       453887732                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    170331073                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      170331073                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data            1                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           61                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data           61                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     624218805                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        624218805                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    624218806                       # number of overall hits
-system.cpu.dcache.overall_hits::total       624218806                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7334498                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7334498                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      2254974                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      2254974                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data      9589472                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9589472                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9589474                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9589474                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 190926660000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 190926660000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 109083916000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 109083916000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 300010576000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 300010576000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 300010576000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 300010576000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    461222230                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    461222230                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data            3                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    633808277                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    633808277                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    633808280                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    633808280                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015902                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.015902                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.013066                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.013066                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.666667                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.015130                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.015130                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.015130                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.015130                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 26031.319390                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 26031.319390                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48374.799887                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 48374.799887                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 31285.411334                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 31285.411334                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 31285.404809                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 31285.404809                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3684567                       # number of writebacks
-system.cpu.dcache.writebacks::total           3684567                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          215                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data       364121                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total       364121                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data       364336                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total       364336                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data       364336                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total       364336                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7334283                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7334283                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1890853                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1890853                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9225136                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9225136                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9225137                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9225137                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 183586477500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 183586477500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  84779361000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  84779361000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        74000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        74000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 268365838500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 268365838500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 268365912500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 268365912500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015902                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015902                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010956                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010956                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014555                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.014555                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014555                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.014555                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 25031.278109                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25031.278109                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44836.568998                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44836.568998                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        74000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        74000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29090.718934                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 29090.718934                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29090.723802                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 29090.723802                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                29                       # number of replacements
-system.cpu.icache.tags.tagsinuse           660.385482                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           465281510                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               819                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          568109.291819                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   660.385482                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.322454                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.322454                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          790                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          753                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.385742                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         930565477                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        930565477                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    465281510                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       465281510                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     465281510                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        465281510                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    465281510                       # number of overall hits
-system.cpu.icache.overall_hits::total       465281510                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          819                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           819                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          819                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            819                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          819                       # number of overall misses
-system.cpu.icache.overall_misses::total           819                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     62402500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     62402500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     62402500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     62402500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     62402500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     62402500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    465282329                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    465282329                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    465282329                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    465282329                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    465282329                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    465282329                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76193.528694                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 76193.528694                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 76193.528694                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 76193.528694                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 76193.528694                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 76193.528694                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks           29                       # number of writebacks
-system.cpu.icache.writebacks::total                29                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          819                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          819                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          819                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          819                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          819                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          819                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     61583500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     61583500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     61583500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     61583500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     61583500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     61583500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75193.528694                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75193.528694                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75193.528694                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 75193.528694                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75193.528694                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 75193.528694                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          2013919                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31258.258362                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14509191                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          2043695                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.099489                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      59769702000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 14832.909506                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    26.456768                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 16398.892088                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.452664                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.000807                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.500454                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.953926                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29776                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1250                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        12849                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        15553                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.908691                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        151498004                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       151498004                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3684567                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3684567                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks           29                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total           29                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1089694                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1089694                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           36                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           36                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6089630                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6089630                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           36                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      7179324                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7179360                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           36                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      7179324                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7179360                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       801159                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       801159                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          783                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          783                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1244654                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1244654                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          783                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      2045813                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       2046596                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          783                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      2045813                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      2046596                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  70441435500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  70441435500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     59945000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     59945000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 108637226500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 108637226500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     59945000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 179078662000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 179138607000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     59945000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 179078662000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 179138607000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3684567                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3684567                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks           29                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total           29                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1890853                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1890853                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          819                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          819                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7334284                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7334284                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          819                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9225137                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9225956                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          819                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9225137                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9225956                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.423702                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.423702                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.956044                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.956044                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.169704                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.169704                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.956044                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.221765                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.221830                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.956044                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.221765                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.221830                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 87924.413880                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 87924.413880                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76558.109834                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76558.109834                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 87283.073449                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 87283.073449                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76558.109834                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87534.228202                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 87530.028887                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76558.109834                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87534.228202                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 87530.028887                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1050123                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1050123                       # number of writebacks
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data            5                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data            5                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data            5                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          214                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          214                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       801159                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       801159                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          783                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          783                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1244649                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1244649                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          783                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      2045808                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      2046591                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          783                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      2045808                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      2046591                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  62429845500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  62429845500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     52115000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     52115000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  96190393500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  96190393500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     52115000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 158620239000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 158672354000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     52115000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 158620239000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 158672354000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.423702                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.423702                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.956044                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.956044                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.169703                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.169703                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.956044                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.221765                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.221830                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.956044                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.221765                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.221830                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 77924.413880                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 77924.413880                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66558.109834                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66558.109834                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77283.148502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 77283.148502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66558.109834                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77534.274477                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 77530.075135                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66558.109834                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77534.274477                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 77530.075135                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18447026                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9221082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         1594                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1286                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7335103                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4734690                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean           29                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6500270                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1890853                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1890853                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          819                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7334284                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1667                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27671315                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27672982                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        54272                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    826221056                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          826275328                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     2013919                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11239875                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000258                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.016088                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11236983     99.97%     99.97% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2886      0.03%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  6      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11239875                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12908109000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1228500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13837707995                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1245432                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1050123                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           962724                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            801159                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           801159                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1245432                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      6106029                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                6106029                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    198189696                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               198189696                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           4059438                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 4059438    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             4059438                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          8663216000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        11191487250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index c43dbec03..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -1,1237 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.767804                       # Number of seconds simulated
-sim_ticks                                767803843500                       # Number of ticks simulated
-final_tick                               767803843500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 224780                       # Simulator instruction rate (inst/s)
-host_op_rate                                   242166                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              111738196                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 312364                       # Number of bytes of host memory used
-host_seconds                                  6871.45                       # Real time elapsed on the host
-sim_insts                                  1544563024                       # Number of instructions simulated
-sim_ops                                    1664032416                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             65216                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         235320384                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher     63711040                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            299096640                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        65216                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           65216                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks    104697344                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         104697344                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               1019                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            3676881                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher       995485                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               4673385                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1635896                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1635896                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                84938                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            306485030                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher     82978277                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               389548245                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           84938                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              84938                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks         136359495                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              136359495                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks         136359495                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               84938                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           306485030                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher     82978277                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              525907740                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                       4673385                       # Number of read requests accepted
-system.physmem.writeReqs                      1635896                       # Number of write requests accepted
-system.physmem.readBursts                     4673385                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                    1635896                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                298598336                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                    498304                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                 104693696                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                 299096640                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys              104697344                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                     7786                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                      26                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0              301126                       # Per bank write bursts
-system.physmem.perBankRdBursts::1              298685                       # Per bank write bursts
-system.physmem.perBankRdBursts::2              284250                       # Per bank write bursts
-system.physmem.perBankRdBursts::3              287696                       # Per bank write bursts
-system.physmem.perBankRdBursts::4              287908                       # Per bank write bursts
-system.physmem.perBankRdBursts::5              285921                       # Per bank write bursts
-system.physmem.perBankRdBursts::6              280645                       # Per bank write bursts
-system.physmem.perBankRdBursts::7              277366                       # Per bank write bursts
-system.physmem.perBankRdBursts::8              293768                       # Per bank write bursts
-system.physmem.perBankRdBursts::9              299240                       # Per bank write bursts
-system.physmem.perBankRdBursts::10             292091                       # Per bank write bursts
-system.physmem.perBankRdBursts::11             297828                       # Per bank write bursts
-system.physmem.perBankRdBursts::12             299005                       # Per bank write bursts
-system.physmem.perBankRdBursts::13             298032                       # Per bank write bursts
-system.physmem.perBankRdBursts::14             293386                       # Per bank write bursts
-system.physmem.perBankRdBursts::15             288652                       # Per bank write bursts
-system.physmem.perBankWrBursts::0              103980                       # Per bank write bursts
-system.physmem.perBankWrBursts::1              101811                       # Per bank write bursts
-system.physmem.perBankWrBursts::2               99205                       # Per bank write bursts
-system.physmem.perBankWrBursts::3               99712                       # Per bank write bursts
-system.physmem.perBankWrBursts::4               99000                       # Per bank write bursts
-system.physmem.perBankWrBursts::5               99026                       # Per bank write bursts
-system.physmem.perBankWrBursts::6              102693                       # Per bank write bursts
-system.physmem.perBankWrBursts::7              104157                       # Per bank write bursts
-system.physmem.perBankWrBursts::8              105172                       # Per bank write bursts
-system.physmem.perBankWrBursts::9              104159                       # Per bank write bursts
-system.physmem.perBankWrBursts::10             102137                       # Per bank write bursts
-system.physmem.perBankWrBursts::11             102620                       # Per bank write bursts
-system.physmem.perBankWrBursts::12             102863                       # Per bank write bursts
-system.physmem.perBankWrBursts::13             102594                       # Per bank write bursts
-system.physmem.perBankWrBursts::14             104213                       # Per bank write bursts
-system.physmem.perBankWrBursts::15             102497                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    767803802500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                 4673385                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                1635896                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                   2761676                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                   1029435                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                    325938                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                    231496                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                    148985                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                     81565                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                     37573                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                     23615                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                     17937                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                      4209                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                     1691                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                      802                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                      456                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                      219                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                    25842                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                    28487                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                    55926                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                    73202                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                    85102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                    93551                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                   100017                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                   103625                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                   105684                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                   106315                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                   107141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                   108142                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                   109489                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                   111392                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                   111204                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                   103853                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                   101152                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                   100444                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     3026                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                     1226                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      559                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      257                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      119                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                       52                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                       23                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       15                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        5                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        3                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples      4243508                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean       95.037234                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      78.939445                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     102.771916                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127        3380789     79.67%     79.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255       664864     15.67%     95.34% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383        95298      2.25%     97.58% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511        35170      0.83%     98.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639        22966      0.54%     98.95% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767        12163      0.29%     99.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         7344      0.17%     99.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         5345      0.13%     99.54% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        19569      0.46%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total        4243508                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples         97753                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        47.727814                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      100.001834                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-255           95363     97.56%     97.56% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::256-511          1154      1.18%     98.74% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::512-767           681      0.70%     99.43% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::768-1023          412      0.42%     99.85% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1024-1279          112      0.11%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1280-1535           14      0.01%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1536-1791            8      0.01%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::1792-2047            2      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-2303            1      0.00%     99.99% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2560-2815            2      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2816-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total           97753                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples         97753                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        16.734412                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       16.690766                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev        1.259650                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16              68350     69.92%     69.92% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::17               1981      2.03%     71.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::18              18352     18.77%     90.72% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::19               5702      5.83%     96.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20               2016      2.06%     98.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::21                741      0.76%     99.37% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::22                311      0.32%     99.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::23                155      0.16%     99.85% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24                 75      0.08%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::25                 43      0.04%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::26                 16      0.02%     99.99% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::27                  8      0.01%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::29                  2      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::35                  1      0.00%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total           97753                       # Writes before turning the bus around for reads
-system.physmem.totQLat                   128478496877                       # Total ticks spent queuing
-system.physmem.totMemAccLat              215958478127                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                  23327995000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       27537.41                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  46287.41                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         388.90                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                         136.35                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      389.55                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                      136.36                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           4.10                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       3.04                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      1.07                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.42                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.85                       # Average write queue length when enqueuing
-system.physmem.readRowHits                    1710736                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                    347188                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   36.67                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  21.22                       # Row buffer hit rate for writes
-system.physmem.avgGap                       121694.34                       # Average gap between requests
-system.physmem.pageHitRate                      32.66                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                15941658600                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                 8698325625                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy               17967846000                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy               5246104320                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy            50149101600                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy           414557114310                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            97034832000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             609594982455                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              793.947771                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   158900831773                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     25638600000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT    583262954477                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                16139254320                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                 8806140750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy               18423607800                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy               5354132400                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy            50149101600                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy           410075734410                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           100965867000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             609913838280                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              794.363055                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   165472936005                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     25638600000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT    576690946995                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups               286292198                       # Number of BP lookups
-system.cpu.branchPred.condPredicted         223415085                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect          14631198                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups            158639381                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits               150355883                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             94.778410                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                16642674                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                 61                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups            3027                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               1888                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             1139                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          136                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                       1535607688                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           13928755                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                     2067573004                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                   286292198                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches          167000445                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                    1506957925                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                29287239                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.IcacheWaitRetryStallCycles          992                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                 656968436                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                   958                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples         1535531474                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.442524                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.228151                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                453078112     29.51%     29.51% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                465445913     30.31%     59.82% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                101427094      6.61%     66.42% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                515580355     33.58%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total           1535531474                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.186436                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.346420                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 74706893                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles             538056624                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 849925630                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              58199384                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles               14642943                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             42203258                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                   730                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts             2037275151                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts              52500118                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles               14642943                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                139803593                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles               457092273                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          13624                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 837854747                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              86124294                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts             1976468269                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts              26746953                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents              45300136                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                 126625                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                1588286                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents               25069373                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands          1985943496                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            9128568325                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups       2432995559                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups               145                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps            1674898945                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                311044551                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                174                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            175                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                 111502635                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            542585286                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores           199312070                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          26927303                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         29234152                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                 1948047142                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 231                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                1857492479                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued          13497229                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined       284014957                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    647584155                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples    1535531474                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.209674                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.150607                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0           582548107     37.94%     37.94% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1           326134076     21.24%     59.18% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2           378190631     24.63%     83.81% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3           219663672     14.31%     98.11% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            28988815      1.89%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                6173      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total      1535531474                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu               166038532     40.99%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                   1976      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     40.99% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead              191466165     47.27%     88.26% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite              47567904     11.74%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu            1138257084     61.28%     61.28% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               800920      0.04%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt              31      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc             22      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.32% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead            532121986     28.65%     89.97% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite           186312436     10.03%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total             1857492479                       # Type of FU issued
-system.cpu.iq.rate                           1.209614                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                   405074577                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.218076                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads         5669087998                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes        2232075127                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses   1805719723                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                 240                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                252                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses           72                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses             2262566922                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                     134                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         17809734                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads     84278952                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        66732                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        13280                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores     24465025                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads      4505677                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked       4870984                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles               14642943                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                25375759                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles               1295309                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts          1948047519                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             542585286                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts            199312070                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                169                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 159534                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents               1134383                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          13280                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        7701154                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      8705181                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts             16406335                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts            1827826675                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts             516940315                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          29665804                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                           146                       # number of nop insts executed
-system.cpu.iew.exec_refs                    698692225                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                229542687                       # Number of branches executed
-system.cpu.iew.exec_stores                  181751910                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.190295                       # Inst execution rate
-system.cpu.iew.wb_sent                     1808754463                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                    1805719795                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                1169207800                       # num instructions producing a value
-system.cpu.iew.wb_consumers                1689618799                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.175899                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.691995                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       258113026                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             170                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts          14630522                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples   1496036001                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.112294                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.028030                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0    915722932     61.21%     61.21% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1    250663462     16.76%     77.97% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2    110062832      7.36%     85.32% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     55282207      3.70%     89.02% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4     29306686      1.96%     90.98% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5     34079757      2.28%     93.25% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6     24721963      1.65%     94.91% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7     18129916      1.21%     96.12% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8     58066246      3.88%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total   1496036001                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts           1544563042                       # Number of instructions committed
-system.cpu.commit.committedOps             1664032434                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                      633153379                       # Number of memory references committed
-system.cpu.commit.loads                     458306334                       # Number of loads committed
-system.cpu.commit.membars                          62                       # Number of memory barriers committed
-system.cpu.commit.branches                  213462427                       # Number of branches committed
-system.cpu.commit.fp_insts                         36                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                1477900421                       # Number of committed integer instructions.
-system.cpu.commit.function_calls             13665177                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu       1030178730     61.91%     61.91% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          700322      0.04%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            3      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.95% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead       458306334     27.54%     89.49% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite      174847045     10.51%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total        1664032434                       # Class of committed instruction
-system.cpu.commit.bw_lim_events              58066246                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                   3360114616                       # The number of ROB reads
-system.cpu.rob.rob_writes                  3883791528                       # The number of ROB writes
-system.cpu.timesIdled                             840                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           76214                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                  1544563024                       # Number of Instructions Simulated
-system.cpu.committedOps                    1664032416                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.994202                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.994202                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.005832                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.005832                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads               2175815840                       # number of integer regfile reads
-system.cpu.int_regfile_writes              1261595611                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                        42                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                       54                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                6965778765                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                551854660                       # number of cc regfile writes
-system.cpu.misc_regfile_reads               675853701                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                    124                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements          17003710                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.964650                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           638076364                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs          17004222                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             37.524584                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle          78426500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.964650                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.999931                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.999931                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          395                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1335728390                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1335728390                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    469357603                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       469357603                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    168718615                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      168718615                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           57                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           57                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data           61                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     638076218                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        638076218                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    638076218                       # number of overall hits
-system.cpu.dcache.overall_hits::total       638076218                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data     17418310                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total      17418310                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      3867432                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      3867432                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            2                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data     21285742                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total       21285742                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data     21285744                       # number of overall misses
-system.cpu.dcache.overall_misses::total      21285744                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 411945425500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 411945425500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data 148954509432                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total 148954509432                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       196500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total       196500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 560899934932                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 560899934932                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 560899934932                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 560899934932                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    486775913                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    486775913                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    659361960                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    659361960                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    659361962                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    659361962                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.035783                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.035783                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.022409                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.022409                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.065574                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065574                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.032282                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.032282                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.032282                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.032282                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23650.137442                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 23650.137442                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38515.094624                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 38515.094624                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        49125                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        49125                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 26350.969345                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 26350.969345                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 26350.966869                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 26350.966869                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs     20530392                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets      3397643                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs            943594                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets           67194                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.757654                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    50.564678                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks     17003710                       # number of writebacks
-system.cpu.dcache.writebacks::total          17003710                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data      3151672                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total      3151672                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1129843                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total      1129843                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            4                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data      4281515                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total      4281515                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data      4281515                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total      4281515                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data     14266638                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total     14266638                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2737589                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      2737589                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data     17004227                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total     17004227                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data     17004228                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total     17004228                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 331755520500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 331755520500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 115729212265                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total 115729212265                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        68000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        68000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 447484732765                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 447484732765                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 447484800765                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 447484800765                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.029308                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029308                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.015862                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015862                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.500000                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.025789                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.025789                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.025789                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.025789                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23253.938349                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23253.938349                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42274.136938                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42274.136938                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        68000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        68000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 26316.087921                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 26316.087921                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 26316.090373                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 26316.090373                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements               589                       # number of replacements
-system.cpu.icache.tags.tagsinuse           444.836642                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           656966815                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              1075                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          611131.920930                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   444.836642                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.868822                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.868822                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.949219                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        1313937945                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       1313937945                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    656966815                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       656966815                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     656966815                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        656966815                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    656966815                       # number of overall hits
-system.cpu.icache.overall_hits::total       656966815                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         1620                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          1620                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         1620                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           1620                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         1620                       # number of overall misses
-system.cpu.icache.overall_misses::total          1620                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     98788987                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     98788987                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     98788987                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     98788987                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     98788987                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     98788987                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    656968435                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    656968435                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    656968435                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    656968435                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    656968435                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    656968435                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60980.856173                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 60980.856173                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 60980.856173                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 60980.856173                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 60980.856173                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 60980.856173                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs        17260                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets          439                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs               183                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    94.316940                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    54.875000                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks          589                       # number of writebacks
-system.cpu.icache.writebacks::total               589                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          544                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          544                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          544                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          544                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          544                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          544                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1076                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         1076                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         1076                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         1076                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         1076                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         1076                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73759491                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     73759491                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73759491                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     73759491                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73759491                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     73759491                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68549.712825                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68549.712825                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68549.712825                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 68549.712825                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68549.712825                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 68549.712825                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued     11611376                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified     11640224                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit        19566                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage      4656640                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements          4706089                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        16099.754607                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           22829126                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          4722015                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.834615                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle      54111720000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 13098.345143                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data     2.290302                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher  2999.119162                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.799460                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.000140                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.183052                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.982651                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022          829                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        15097                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1          636                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::3          191                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         2943                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         4353                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         5523                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1825                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.050598                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.921448                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        552242422                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       552242422                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      4833112                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      4833112                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks     12149903                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total     12149903                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1757087                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1757087                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           56                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           56                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data     11522367                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total     11522367                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           56                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data     13279454                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total        13279510                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           56                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data     13279454                       # number of overall hits
-system.cpu.l2cache.overall_hits::total       13279510                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data            6                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total            6                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data       980546                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       980546                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1020                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         1020                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      2744222                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      2744222                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         1020                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      3724768                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       3725788                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         1020                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      3724768                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      3725788                       # number of overall misses
-system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data       121000                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.UpgradeReq_miss_latency::total       121000                       # number of UpgradeReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  99083213500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  99083213500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     72272000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     72272000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 234079710000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total 234079710000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     72272000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 333162923500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 333235195500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     72272000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 333162923500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 333235195500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      4833112                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      4833112                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks     12149903                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total     12149903                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      2737633                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      2737633                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         1076                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         1076                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data     14266589                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total     14266589                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         1076                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data     17004222                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total     17005298                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         1076                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data     17004222                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total     17005298                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.358173                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.358173                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.947955                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.947955                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.192353                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.192353                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.947955                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.219050                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.219096                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.947955                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.219050                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.219096                       # miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 20166.666667                       # average UpgradeReq miss latency
-system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 20166.666667                       # average UpgradeReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 101049.021158                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 101049.021158                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 70854.901961                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 70854.901961                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85299.115742                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85299.115742                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70854.901961                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 89445.281827                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 89440.192383                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70854.901961                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 89445.281827                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 89440.192383                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs           53                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                1                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs           53                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.unused_prefetches            56900                       # number of HardPF blocks evicted w/o reference
-system.cpu.l2cache.writebacks::writebacks      1635896                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1635896                       # number of writebacks
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data         3915                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total         3915                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            1                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data        45253                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total        45253                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            1                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data        49168                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total        49169                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            1                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data        49168                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total        49169                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher      1145204                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total      1145204                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data            6                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       976631                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       976631                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1019                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1019                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      2698969                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      2698969                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         1019                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      3675600                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      3676619                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         1019                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      3675600                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher      1145204                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      4821823                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher  72434619378                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total  72434619378                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data        85000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total        85000                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  92854351000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  92854351000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     66085000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     66085000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 215091513500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 215091513500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     66085000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 307945864500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total 308011949500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     66085000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 307945864500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher  72434619378                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total 380446568878                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.356743                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.356743                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.947026                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.947026                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.189181                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.189181                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.947026                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.216158                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.216204                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.947026                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.216158                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.283548                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63250.407244                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 63250.407244                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14166.666667                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14166.666667                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95076.186400                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95076.186400                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64852.796860                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64852.796860                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 79693.954803                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 79693.954803                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64852.796860                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 83781.114512                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 83775.868400                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64852.796860                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 83781.114512                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 63250.407244                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 78900.981823                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     34009604                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests     17004315                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests        21284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops      2918086                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops      2899299                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops        18787                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp      14267664                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      6469008                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean     12171187                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      5770180                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq      1436414                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFResp            9                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      2737633                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      2737633                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         1076                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq     14266589                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         2740                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     51012175                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          51014915                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       106496                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side   2176508224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total         2176614720                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     8842499                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     25847794                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.114446                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.320627                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           22908415     88.63%     88.63% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1            2920592     11.30%     99.93% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2              18787      0.07%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       25847794                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    34009101529                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          4.4                       # Layer utilization (%)
-system.cpu.toL2Bus.snoopLayer0.occupancy        13538                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1613498                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   25506339992                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          3.3                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            3696594                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1635896                       # Transaction distribution
-system.membus.trans_dist::CleanEvict          3001813                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq                6                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            976790                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           976790                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       3696595                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port     13984484                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total               13984484                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    403793920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               403793920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           9311100                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 9311100    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             9311100                       # Request fanout histogram
-system.membus.reqLayer0.occupancy         17657610874                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy        25413256779                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
index 39b8c8798..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.832017                       # Number of seconds simulated
-sim_ticks                                832017490500                       # Number of ticks simulated
-final_tick                               832017490500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1936914                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2086731                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1043366913                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 303348                       # Number of bytes of host memory used
-host_seconds                                   797.44                       # Real time elapsed on the host
-sim_insts                                  1544563042                       # Number of instructions simulated
-sim_ops                                    1664032434                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        6178262360                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        1581387671                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           7759650031                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   6178262360                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      6178262360                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      624158392                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         624158392                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst         1544565590                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data          454909197                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            1999474787                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         172586108                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            172586108                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7425640002                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1900666379                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              9326306381                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7425640002                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7425640002                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           750174605                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              750174605                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7425640002                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          2650840984                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            10076480986                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                       1664034982                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1544563042                       # Number of instructions committed
-system.cpu.committedOps                    1664032434                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1477900422                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     36                       # Number of float alu accesses
-system.cpu.num_func_calls                    27330256                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    167612489                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1477900422                       # number of integer instructions
-system.cpu.num_fp_insts                            36                       # number of float instructions
-system.cpu.num_int_register_reads          2605402942                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1125475224                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           4992096239                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           518236214                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     633153380                       # number of memory refs
-system.cpu.num_load_insts                   458306334                       # Number of load instructions
-system.cpu.num_store_insts                  174847046                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               1664034981.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         213462427                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                1030178776     61.91%     61.91% # Class of executed instruction
-system.cpu.op_class::IntMult                   700322      0.04%     61.95% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  3      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::MemRead                458306334     27.54%     89.49% # Class of executed instruction
-system.cpu.op_class::MemWrite               174847046     10.51%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1664032481                       # Class of executed instruction
-system.membus.trans_dist::ReadReq          1999474725                       # Transaction distribution
-system.membus.trans_dist::ReadResp         1999474786                       # Transaction distribution
-system.membus.trans_dist::WriteReq          172586047                       # Transaction distribution
-system.membus.trans_dist::WriteResp         172586047                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq                 1                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp                1                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq            61                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq             61                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp            61                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   3089131180                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port   1254990610                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             4344121790                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   6178262360                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   2205546063                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              8383808423                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        2172060895                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.711106                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.453249                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               627495305     28.89%     28.89% # Request fanout histogram
-system.membus.snoop_fanout::1              1544565590     71.11%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          2172060895                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
index af0dd5de2..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
@@ -1,655 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  2.377030                       # Number of seconds simulated
-sim_ticks                                2377029670500                       # Number of ticks simulated
-final_tick                               2377029670500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1034140                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1114431                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1597508455                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 269992                       # Number of bytes of host memory used
-host_seconds                                  1487.96                       # Real time elapsed on the host
-sim_insts                                  1538759602                       # Number of instructions simulated
-sim_ops                                    1658228915                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             39424                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         124870272                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            124909696                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        39424                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           39424                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     65352128                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          65352128                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                616                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1951098                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1951714                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1021127                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1021127                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                16585                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             52532063                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                52548648                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst           16585                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total              16585                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          27493190                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               27493190                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          27493190                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst               16585                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            52532063                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               80041838                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                       4754059341                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  1538759602                       # Number of instructions committed
-system.cpu.committedOps                    1658228915                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            1477900422                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     36                       # Number of float alu accesses
-system.cpu.num_func_calls                    27330256                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    167612489                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   1477900422                       # number of integer instructions
-system.cpu.num_fp_insts                            36                       # number of float instructions
-system.cpu.num_int_register_reads          2601860372                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         1125475224                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           6356387678                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           518236214                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     633153380                       # number of memory refs
-system.cpu.num_load_insts                   458306334                       # Number of load instructions
-system.cpu.num_store_insts                  174847046                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               4754059340.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         213462427                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                1030178776     61.91%     61.91% # Class of executed instruction
-system.cpu.op_class::IntMult                   700322      0.04%     61.95% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  3      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     61.95% # Class of executed instruction
-system.cpu.op_class::MemRead                458306334     27.54%     89.49% # Class of executed instruction
-system.cpu.op_class::MemWrite               174847046     10.51%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 1664032481                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           9111140                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4083.741120                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs           618380069                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9115236                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             67.840270                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       25224281500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4083.741120                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997007                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997007                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1156                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2640                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        1264105846                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       1264105846                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data    447683049                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total       447683049                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    170696898                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      170696898                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data           61                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total           61                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data           61                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total           61                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data     618379947                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total        618379947                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data    618379947                       # number of overall hits
-system.cpu.dcache.overall_hits::total       618379947                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7226086                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7226086                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1889149                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1889149                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data      9115235                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9115235                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9115236                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9115236                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 151235084500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 151235084500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  62883763000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  62883763000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 214118847500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 214118847500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 214118847500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 214118847500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data    454909135                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total    454909135                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    172586047                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data            1                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total           61                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data    627495182                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total    627495182                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data    627495183                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total    627495183                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.015885                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.015885                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.010946                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.010946                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data            1                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.014526                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.014526                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.014526                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.014526                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20929.045752                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 20929.045752                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33286.820150                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 33286.820150                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23490.216928                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23490.216928                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23490.214351                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23490.214351                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3681379                       # number of writebacks
-system.cpu.dcache.writebacks::total           3681379                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7226086                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7226086                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1889149                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1889149                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9115235                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9115235                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9115236                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9115236                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 144008998500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 144008998500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  60994614000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  60994614000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 205003612500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 205003612500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 205003673500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 205003673500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.015885                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015885                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010946                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010946                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014526                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.014526                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014526                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.014526                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19929.045752                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19929.045752                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32286.820150                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32286.820150                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22490.216928                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22490.216928                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22490.221153                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22490.221153                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 7                       # number of replacements
-system.cpu.icache.tags.tagsinuse           515.144337                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs          1544564953                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               638                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          2420948.202194                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   515.144337                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.251535                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.251535                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          631                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          606                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.308105                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        3089131820                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       3089131820                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst   1544564953                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total      1544564953                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst    1544564953                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total       1544564953                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst   1544564953                       # number of overall hits
-system.cpu.icache.overall_hits::total      1544564953                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          638                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           638                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          638                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            638                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          638                       # number of overall misses
-system.cpu.icache.overall_misses::total           638                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     38540000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     38540000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     38540000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     38540000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     38540000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     38540000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst   1544565591                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total   1544565591                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst   1544565591                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total   1544565591                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst   1544565591                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total   1544565591                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60407.523511                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 60407.523511                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 60407.523511                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 60407.523511                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 60407.523511                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 60407.523511                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            7                       # number of writebacks
-system.cpu.icache.writebacks::total                 7                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          638                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          638                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          638                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          638                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          638                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          638                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     37902000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     37902000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     37902000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     37902000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     37902000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     37902000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59407.523511                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59407.523511                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59407.523511                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 59407.523511                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59407.523511                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 59407.523511                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          1919027                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31012.105366                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14386231                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1948795                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.382116                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     150459065000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 15503.034415                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    23.646166                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15485.424786                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.473115                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.000722                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.472578                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.946414                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29768                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1085                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1728                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        26842                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.908447                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        149644904                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       149644904                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3681379                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3681379                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            7                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            7                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1107015                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1107015                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           22                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           22                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6057123                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6057123                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           22                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data      7164138                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7164160                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           22                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data      7164138                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7164160                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       782134                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       782134                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          616                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          616                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1168964                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1168964                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          616                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1951098                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1951714                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          616                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1951098                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1951714                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  46537233000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  46537233000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     36689000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     36689000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  69569093500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  69569093500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     36689000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 116106326500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 116143015500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     36689000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 116106326500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 116143015500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3681379                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3681379                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            7                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1889149                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1889149                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          638                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          638                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7226087                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7226087                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          638                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9115236                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9115874                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          638                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9115236                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9115874                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.414014                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.414014                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.965517                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.965517                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.161770                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.161770                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.965517                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.214048                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.214101                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.965517                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.214048                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.214101                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.332424                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.332424                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59560.064935                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59560.064935                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59513.461065                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59513.461065                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59560.064935                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59508.198204                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59508.214574                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59560.064935                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59508.198204                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59508.214574                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1021127                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1021127                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          219                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          219                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       782134                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       782134                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          616                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          616                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1168964                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1168964                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          616                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1951098                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1951714                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          616                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1951098                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1951714                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  38715893000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  38715893000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     30529000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     30529000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  57879453500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  57879453500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     30529000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  96595346500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  96625875500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     30529000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  96595346500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  96625875500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.414014                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.414014                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.965517                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.965517                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.161770                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.161770                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.965517                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.214048                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.214101                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.965517                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.214048                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.214101                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.332424                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.332424                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49560.064935                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49560.064935                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49513.461065                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49513.461065                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49560.064935                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49508.198204                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49508.214574                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49560.064935                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49508.198204                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49508.214574                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18227021                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9111154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         1151                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1063                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1063                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7226725                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4702506                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            7                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6327661                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1889149                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1889149                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          638                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7226087                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1283                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27341612                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27342895                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        41280                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    818983360                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          819024640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1919027                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11034901                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000201                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.014186                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11032680     99.98%     99.98% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               2221      0.02%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11034901                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12794896500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        957000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13672854000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.6                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1169580                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1021127                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           897056                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            782134                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           782134                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1169580                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5821611                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5821611                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    190261824                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               190261824                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3869897                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 3869897    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             3869897                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          7968854000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         9758570000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
index 08e41bb17..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
@@ -1,127 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  2.846007                       # Number of seconds simulated
-sim_ticks                                2846007227500                       # Number of ticks simulated
-final_tick                               2846007227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1464727                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2282177                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1385807923                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 304512                       # Number of bytes of host memory used
-host_seconds                                  2053.68                       # Real time elapsed on the host
-sim_insts                                  3008081022                       # Number of instructions simulated
-sim_ops                                    4686862596                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst       32105863056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data        5023868345                       # Number of bytes read from this memory
-system.physmem.bytes_read::total          37129731401                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst  32105863056                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total     32105863056                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data     1544656792                       # Number of bytes written to this memory
-system.physmem.bytes_written::total        1544656792                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst         4013232882                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data         1239184746                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total            5252417628                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data         438528338                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total            438528338                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst          11281019509                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1765233867                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             13046253376                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst     11281019509                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total        11281019509                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           542745211                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              542745211                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst         11281019509                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          2307979078                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13588998587                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                       5692014456                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  3008081022                       # Number of instructions committed
-system.cpu.committedOps                    4686862596                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            4684368009                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534539                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    182173300                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   4684368009                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads         10688755601                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         3999841477                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           1226718827                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes          1355930461                       # number of times the CC registers were written
-system.cpu.num_mem_refs                    1677713084                       # number of memory refs
-system.cpu.num_load_insts                  1239184746                       # Number of load instructions
-system.cpu.num_store_insts                  438528338                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               5692014455.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         248500691                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               2494522      0.05%      0.05% # Class of executed instruction
-system.cpu.op_class::IntAlu                3006647871     64.15%     64.20% # Class of executed instruction
-system.cpu.op_class::IntMult                     6215      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::IntDiv                       904      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::MemRead               1239184746     26.44%     90.64% # Class of executed instruction
-system.cpu.op_class::MemWrite               438528338      9.36%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 4686862596                       # Class of executed instruction
-system.membus.trans_dist::ReadReq          5252417628                       # Transaction distribution
-system.membus.trans_dist::ReadResp         5252417628                       # Transaction distribution
-system.membus.trans_dist::WriteReq          438528338                       # Transaction distribution
-system.membus.trans_dist::WriteResp         438528338                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   8026465764                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::total   8026465764                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port   3355426168                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::total   3355426168                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total            11381891932                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port  32105863056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::total  32105863056                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   6568525137                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::total   6568525137                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total             38674388193                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples        5690945966                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.705196                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.455955                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0              1677713084     29.48%     29.48% # Request fanout histogram
-system.membus.snoop_fanout::1              4013232882     70.52%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total          5690945966                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
index aea63bd4a..e69de29bb 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
@@ -1,515 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  5.895948                       # Number of seconds simulated
-sim_ticks                                5895947852500                       # Number of ticks simulated
-final_tick                               5895947852500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 781389                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1217475                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1531550481                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 272448                       # Number of bytes of host memory used
-host_seconds                                  3849.66                       # Real time elapsed on the host
-sim_insts                                  3008081022                       # Number of instructions simulated
-sim_ops                                    4686862596                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             43200                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         124876480                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            124919680                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           43200                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks     65426496                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          65426496                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst                675                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data            1951195                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total               1951870                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks         1022289                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              1022289                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst                 7327                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             21180052                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                21187379                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst            7327                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total               7327                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          11096858                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               11096858                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          11096858                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst                7327                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            21180052                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               32284237                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                   46                       # Number of system calls
-system.cpu.numCycles                      11791895705                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                  3008081022                       # Number of instructions committed
-system.cpu.committedOps                    4686862596                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses            4684368009                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                    33534539                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts    182173300                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                   4684368009                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads         10688755601                       # number of times the integer registers were read
-system.cpu.num_int_register_writes         3999841477                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads           1226718827                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes          1355930461                       # number of times the CC registers were written
-system.cpu.num_mem_refs                    1677713084                       # number of memory refs
-system.cpu.num_load_insts                  1239184746                       # Number of load instructions
-system.cpu.num_store_insts                  438528338                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               11791895704.997999                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                         248500691                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               2494522      0.05%      0.05% # Class of executed instruction
-system.cpu.op_class::IntAlu                3006647871     64.15%     64.20% # Class of executed instruction
-system.cpu.op_class::IntMult                     6215      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::IntDiv                       904      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     64.20% # Class of executed instruction
-system.cpu.op_class::MemRead               1239184746     26.44%     90.64% # Class of executed instruction
-system.cpu.op_class::MemWrite               438528338      9.36%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                 4686862596                       # Class of executed instruction
-system.cpu.dcache.tags.replacements           9108581                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4084.587762                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs          1668600407                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs           9112677                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            183.107599                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       58914110500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4084.587762                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997214                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997214                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          901                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2764                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          329                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses        3364538845                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses       3364538845                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data   1231961896                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total      1231961896                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data    436638511                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total      436638511                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data    1668600407                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total       1668600407                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data   1668600407                       # number of overall hits
-system.cpu.dcache.overall_hits::total      1668600407                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data      7222850                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total       7222850                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data      1889827                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total      1889827                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data      9112677                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total        9112677                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data      9112677                       # number of overall misses
-system.cpu.dcache.overall_misses::total       9112677                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data 151166404000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total 151166404000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data  62906975000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total  62906975000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data 214073379000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total 214073379000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data 214073379000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total 214073379000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data   1239184746                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total   1239184746                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data    438528338                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total    438528338                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data   1677713084                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total   1677713084                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data   1677713084                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total   1677713084                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005829                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.005829                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004309                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.004309                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.005432                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.005432                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.005432                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.005432                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20928.913656                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 20928.913656                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33287.160677                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 33287.160677                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 23491.821229                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 23491.821229                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 23491.821229                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 23491.821229                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks      3682716                       # number of writebacks
-system.cpu.dcache.writebacks::total           3682716                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data      7222850                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total      7222850                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data      1889827                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total      1889827                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data      9112677                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total      9112677                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data      9112677                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total      9112677                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 143943554000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total 143943554000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  61017148000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total  61017148000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data 204960702000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total 204960702000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data 204960702000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total 204960702000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.005829                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005829                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004309                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004309                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005432                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005432                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005432                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005432                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19928.913656                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19928.913656                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32287.160677                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32287.160677                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22491.821229                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 22491.821229                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22491.821229                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 22491.821229                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                10                       # number of replacements
-system.cpu.icache.tags.tagsinuse           555.751337                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs          4013232207                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          5945529.195556                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   555.751337                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.271363                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.271363                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          665                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          632                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.324707                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses        8026466439                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses       8026466439                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst   4013232207                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total      4013232207                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst    4013232207                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total       4013232207                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst   4013232207                       # number of overall hits
-system.cpu.icache.overall_hits::total      4013232207                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          675                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           675                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          675                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            675                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          675                       # number of overall misses
-system.cpu.icache.overall_misses::total           675                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     41859500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     41859500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     41859500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     41859500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     41859500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     41859500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst   4013232882                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total   4013232882                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst   4013232882                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total   4013232882                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst   4013232882                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total   4013232882                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62014.074074                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 62014.074074                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 62014.074074                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 62014.074074                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 62014.074074                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 62014.074074                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks           10                       # number of writebacks
-system.cpu.icache.writebacks::total                10                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          675                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          675                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          675                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          675                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          675                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          675                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     41184500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     41184500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     41184500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     41184500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     41184500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     41184500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61014.074074                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61014.074074                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61014.074074                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 61014.074074                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61014.074074                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 61014.074074                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements          1919169                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        31137.283983                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs           14382005                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs          1948952                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.379353                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle     341160385000                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 15261.679989                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst    25.568616                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15850.035379                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.465750                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.000780                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.483705                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.950234                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        29783                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          995                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          740                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        27925                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.908905                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses        149614323                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses       149614323                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks      3682716                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total      3682716                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks           10                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total           10                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data      1107394                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total      1107394                       # number of ReadExReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data      6054088                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total      6054088                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.data      7161482                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total         7161482                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.data      7161482                       # number of overall hits
-system.cpu.l2cache.overall_hits::total        7161482                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       782433                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       782433                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          675                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          675                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data      1168762                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total      1168762                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          675                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data      1951195                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total       1951870                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          675                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data      1951195                       # number of overall misses
-system.cpu.l2cache.overall_misses::total      1951870                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  46554770500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total  46554770500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     40170500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     40170500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  69541354000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total  69541354000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     40170500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data 116096124500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total 116136295000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     40170500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data 116096124500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total 116136295000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks      3682716                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total      3682716                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks           10                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total           10                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data      1889827                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total      1889827                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          675                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          675                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      7222850                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total      7222850                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          675                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data      9112677                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total      9113352                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          675                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data      9112677                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total      9113352                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.414024                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.414024                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.161815                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.161815                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.214119                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.214177                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.214119                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.214177                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.008946                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.008946                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59511.851852                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59511.851852                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59500.012834                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59500.012834                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59511.851852                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59500.011275                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59500.015370                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59511.851852                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59500.011275                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59500.015370                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks      1022289                       # number of writebacks
-system.cpu.l2cache.writebacks::total          1022289                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          212                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          212                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       782433                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       782433                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          675                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          675                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data      1168762                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1168762                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          675                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data      1951195                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total      1951870                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          675                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data      1951195                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total      1951870                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  38730440500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  38730440500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     33420500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     33420500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  57853734000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  57853734000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     33420500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  96584174500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total  96617595000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     33420500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  96584174500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total  96617595000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.414024                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.414024                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.161815                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.161815                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.214119                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.214177                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.214119                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.214177                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.008946                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.008946                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49511.851852                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49511.851852                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49500.012834                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49500.012834                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49511.851852                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49500.011275                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.015370                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49511.851852                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49500.011275                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.015370                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests     18221943                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests      9108591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         1002                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         1002                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp       7223525                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty      4705005                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean           10                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict      6322745                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq      1889827                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp      1889827                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          675                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq      7222850                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1360                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     27333935                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total          27335295                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        43840                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    818905152                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          818948992                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                     1919169                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples     11032521                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000091                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.009530                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0           11031519     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1002      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total       11032521                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy    12793697500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.2                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       1012500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy   13669015500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp            1169437                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty      1022289                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           896090                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            782433                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           782433                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq       1169437                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      5822119                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total      5822119                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                5822119                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port    190346176                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total    190346176                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               190346176                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           3870249                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                 3870249    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total             3870249                       # Request fanout histogram
-system.membus.reqLayer0.occupancy          7959407000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         9759350000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
index db5b9481a..e69de29bb 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/minor-timing/stats.txt
@@ -1,764 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.051906                       # Number of seconds simulated
-sim_ticks                                 51905634500                       # Number of ticks simulated
-final_tick                                51905634500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 330127                       # Simulator instruction rate (inst/s)
-host_op_rate                                   330127                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              186451175                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 257296                       # Number of bytes of host memory used
-host_seconds                                   278.39                       # Real time elapsed on the host
-sim_insts                                    91903089                       # Number of instructions simulated
-sim_ops                                      91903089                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            202816                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            137664                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               340480                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       202816                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          202816                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3169                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2151                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5320                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              3907399                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              2652198                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 6559596                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         3907399                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            3907399                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             3907399                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             2652198                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6559596                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          5320                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        5320                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   340480                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    340480                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 469                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 295                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 308                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 524                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 224                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 238                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 222                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 289                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 252                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 282                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                254                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                261                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                410                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                344                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                500                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                448                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     51905547000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    5320                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      4923                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       378                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        19                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          982                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      346.395112                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     212.989816                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     328.326928                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            308     31.36%     31.36% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          213     21.69%     53.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          101     10.29%     63.34% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           90      9.16%     72.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           71      7.23%     79.74% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           37      3.77%     83.50% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           21      2.14%     85.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           29      2.95%     88.59% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          112     11.41%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            982                       # Bytes accessed per row activation
-system.physmem.totQLat                       32661000                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 132411000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     26600000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        6139.29                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  24889.29                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           6.56                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        6.56                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.05                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       4334                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.47                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      9756681.77                       # Average gap between requests
-system.physmem.pageHitRate                      81.47                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    3515400                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    1918125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  19983600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             3390060960                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             1736098875                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            29619147750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              34770724710                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.912241                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    49270880000                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      1733160000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT       899376250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    3885840                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2120250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  21309600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             3390060960                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             1812535875                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            29552097750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              34782010275                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              670.129676                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    49159142250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      1733160000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1011440250                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                11440185                       # Number of BP lookups
-system.cpu.branchPred.condPredicted           8207191                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            765027                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              6076858                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 5316207                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             87.482824                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1173724                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                216                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           26312                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              24255                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             2057                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          983                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20416195                       # DTB read hits
-system.cpu.dtb.read_misses                      43360                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20459555                       # DTB read accesses
-system.cpu.dtb.write_hits                     6579893                       # DTB write hits
-system.cpu.dtb.write_misses                       278                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6580171                       # DTB write accesses
-system.cpu.dtb.data_hits                     26996088                       # DTB hits
-system.cpu.dtb.data_misses                      43638                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 27039726                       # DTB accesses
-system.cpu.itb.fetch_hits                    22951506                       # ITB hits
-system.cpu.itb.fetch_misses                        90                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                22951596                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.numCycles                        103811269                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903089                       # Number of instructions committed
-system.cpu.committedOps                      91903089                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                       2181586                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.129573                       # CPI: cycles per instruction
-system.cpu.ipc                               0.885290                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass             7723353      8.40%      8.40% # Class of committed instruction
-system.cpu.op_class_0::IntAlu                51001454     55.49%     63.90% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 458252      0.50%     64.40% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     64.40% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd               2732553      2.97%     67.37% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                104605      0.11%     67.48% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt               2333953      2.54%     70.02% # Class of committed instruction
-system.cpu.op_class_0::FloatMult               296445      0.32%     70.35% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                754822      0.82%     71.17% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                  318      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.17% # Class of committed instruction
-system.cpu.op_class_0::MemRead               19996208     21.76%     92.93% # Class of committed instruction
-system.cpu.op_class_0::MemWrite               6501126      7.07%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                 91903089                       # Class of committed instruction
-system.cpu.tickCycles                       102098443                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                         1712826                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements               157                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1447.414267                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26572424                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2230                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          11915.885202                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1447.414267                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.353373                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.353373                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2073                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1379                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.506104                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          53153936                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         53153936                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     20074229                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20074229                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6498195                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6498195                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      26572424                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26572424                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26572424                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26572424                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          521                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           521                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         2908                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         2908                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         3429                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           3429                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         3429                       # number of overall misses
-system.cpu.dcache.overall_misses::total          3429                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     40464500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     40464500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    214055500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    214055500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    254520000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    254520000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    254520000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    254520000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20074750                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20074750                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     26575853                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     26575853                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     26575853                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     26575853                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000026                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000026                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000447                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000447                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000129                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000129                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 77666.986564                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 77666.986564                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73609.181568                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 73609.181568                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 74225.721785                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 74225.721785                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 74225.721785                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 74225.721785                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          107                       # number of writebacks
-system.cpu.dcache.writebacks::total               107                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data           36                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         1163                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         1163                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         1199                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         1199                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         1199                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         1199                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          485                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1745                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1745                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2230                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2230                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2230                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2230                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     36953000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     36953000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    131397000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    131397000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    168350000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    168350000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    168350000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    168350000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000268                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000268                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76191.752577                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76191.752577                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75299.140401                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75299.140401                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75493.273543                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 75493.273543                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75493.273543                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 75493.273543                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             13853                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1642.330146                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            22935687                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             15818                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1449.973891                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1642.330146                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.801919                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.801919                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1965                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          672                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          150                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          946                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.959473                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          45918830                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         45918830                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     22935687                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        22935687                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      22935687                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         22935687                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     22935687                       # number of overall hits
-system.cpu.icache.overall_hits::total        22935687                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        15819                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         15819                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        15819                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          15819                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        15819                       # number of overall misses
-system.cpu.icache.overall_misses::total         15819                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    406827000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    406827000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    406827000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    406827000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    406827000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    406827000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     22951506                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     22951506                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     22951506                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     22951506                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     22951506                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     22951506                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000689                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000689                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000689                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000689                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000689                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000689                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25717.618054                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 25717.618054                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 25717.618054                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 25717.618054                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 25717.618054                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 25717.618054                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        13853                       # number of writebacks
-system.cpu.icache.writebacks::total             13853                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        15819                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        15819                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        15819                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        15819                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        15819                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        15819                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    391009000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    391009000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    391009000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    391009000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    391009000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    391009000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000689                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000689                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000689                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000689                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 24717.681269                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24717.681269                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 24717.681269                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 24717.681269                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 24717.681269                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 24717.681269                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2479.710860                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              26619                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             3667                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             7.259067                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    17.780381                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2101.965355                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   359.965124                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000543                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.064147                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.010985                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.075675                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         3667                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          142                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          183                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2507                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.111908                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           261876                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          261876                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        13853                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        13853                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        12649                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        12649                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        12649                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           79                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           12728                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        12649                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           79                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          12728                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1719                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1719                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3169                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3169                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          432                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          432                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3169                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2151                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5320                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3169                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2151                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5320                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    128506000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    128506000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    234465500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    234465500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     35663000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     35663000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    234465500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    164169000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    398634500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    234465500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    164169000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    398634500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        13853                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        13853                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1745                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1745                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        15818                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        15818                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          485                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          485                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        15818                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2230                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        18048                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        15818                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2230                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        18048                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.985100                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.985100                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.200341                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.200341                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.890722                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.890722                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.200341                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964574                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.294770                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.200341                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964574                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.294770                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74756.253636                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74756.253636                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73987.219943                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73987.219943                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82553.240741                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82553.240741                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73987.219943                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76322.175732                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 74931.296992                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73987.219943                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76322.175732                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 74931.296992                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1719                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1719                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3169                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3169                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          432                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          432                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3169                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2151                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5320                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3169                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2151                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5320                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    111316000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    111316000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    202775500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    202775500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     31343000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     31343000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    202775500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    142659000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    345434500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    202775500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    142659000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    345434500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985100                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.985100                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.200341                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.200341                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.890722                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.890722                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.200341                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964574                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.294770                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.200341                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964574                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.294770                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64756.253636                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64756.253636                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63987.219943                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63987.219943                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72553.240741                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72553.240741                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63987.219943                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66322.175732                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64931.296992                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63987.219943                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66322.175732                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64931.296992                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        32058                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests        14010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         16303                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          107                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        13853                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1745                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1745                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        15818                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          485                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        45489                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4617                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             50106                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1898944                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       149568                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            2048512                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        18048                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              18048    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          18048                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       29989000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      23727000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3345000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               3601                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1719                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1719                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3601                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10640                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  10640                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       340480                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  340480                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              5320                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    5320    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                5320                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             6419000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           28167750                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
index 96bd3631d..e69de29bb 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,1035 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.021909                       # Number of seconds simulated
-sim_ticks                                 21909208500                       # Number of ticks simulated
-final_tick                                21909208500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 220296                       # Simulator instruction rate (inst/s)
-host_op_rate                                   220296                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               57335863                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 258312                       # Number of bytes of host memory used
-host_seconds                                   382.12                       # Real time elapsed on the host
-sim_insts                                    84179709                       # Number of instructions simulated
-sim_ops                                      84179709                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            195968                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            138560                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               334528                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       195968                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          195968                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3062                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2165                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5227                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              8944550                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              6324281                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                15268831                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         8944550                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            8944550                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             8944550                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             6324281                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               15268831                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          5227                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        5227                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   334528                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    334528                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 470                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 291                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 302                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 523                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 220                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 223                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 218                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 288                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 239                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 278                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                249                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                251                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                395                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                339                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                492                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                449                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     21909113500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    5227                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      3269                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                      1202                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       507                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                       232                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        15                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          857                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      387.435239                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     233.348968                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     357.138574                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            246     28.70%     28.70% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          186     21.70%     50.41% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           85      9.92%     60.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           65      7.58%     67.91% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           37      4.32%     72.23% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           35      4.08%     76.31% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           34      3.97%     80.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           49      5.72%     86.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          120     14.00%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            857                       # Bytes accessed per row activation
-system.physmem.totQLat                       42496500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 140502750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     26135000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        8130.19                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  26880.19                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          15.27                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       15.27                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.12                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.12                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       4359                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.39                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      4191527.36                       # Average gap between requests
-system.physmem.pageHitRate                      83.39                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    3076920                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    1678875                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  19468800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             1430579280                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy              930163050                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            12325856250                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              14710823175                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              671.635656                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    20502630500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF       731380000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT       668984500                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    3341520                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    1823250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  20771400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             1430579280                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy              904676355                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            12348213000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              14709404805                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              671.570899                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    20540502500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF       731380000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT       632027000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                16102191                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          11688099                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect            930994                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups              8963309                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                 7508263                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             83.766642                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1594548                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                465                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups           29370                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits              25724                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             3646                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          560                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     24064579                       # DTB read hits
-system.cpu.dtb.read_misses                     206327                       # DTB read misses
-system.cpu.dtb.read_acv                             4                       # DTB read access violations
-system.cpu.dtb.read_accesses                 24270906                       # DTB read accesses
-system.cpu.dtb.write_hits                     7168860                       # DTB write hits
-system.cpu.dtb.write_misses                      1193                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 7170053                       # DTB write accesses
-system.cpu.dtb.data_hits                     31233439                       # DTB hits
-system.cpu.dtb.data_misses                     207520                       # DTB misses
-system.cpu.dtb.data_acv                             4                       # DTB access violations
-system.cpu.dtb.data_accesses                 31440959                       # DTB accesses
-system.cpu.itb.fetch_hits                    15932703                       # ITB hits
-system.cpu.itb.fetch_misses                        79                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                15932782                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.numCycles                         43818418                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           16643559                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      137979359                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    16102191                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches            9128535                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                      25956071                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                 1939868                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                  165                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          2614                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  15932703                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                367699                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples           43572351                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.166672                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.433625                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 19392056     44.51%     44.51% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  2618542      6.01%     50.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  1330036      3.05%     53.57% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  1934112      4.44%     58.01% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  3001913      6.89%     64.90% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  1292242      2.97%     67.86% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  1355704      3.11%     70.97% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                   886645      2.03%     73.01% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 11761101     26.99%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total             43572351                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.367475                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        3.148890                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 12867028                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles               8206518                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  19434084                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               2106116                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                 958605                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved              2654233                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                 11853                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              132149690                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts                 49712                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                 958605                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 13986113                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 4641138                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          10397                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  20305818                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles               3670280                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              128777120                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                 70822                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                2026790                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                1359443                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                  54939                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands            94599417                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups             167333836                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        159779688                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups           7554147                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps              68427361                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                 26172056                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                950                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            946                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                   8271760                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             26904379                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores             8704430                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           3459754                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          1614105                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  111855372                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                1919                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                  99762873                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued            119457                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        27677581                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined     21095041                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved           1530                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples      43572351                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         2.289591                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        2.099378                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            11226739     25.77%     25.77% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1             7658694     17.58%     43.34% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2             7470474     17.14%     60.49% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3             5702469     13.09%     73.58% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             4463101     10.24%     83.82% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5             2983064      6.85%     90.66% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             2041659      4.69%     95.35% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             1171062      2.69%     98.04% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8              855089      1.96%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total        43572351                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  483998     20.16%     20.16% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     20.16% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     20.16% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                   538      0.02%     20.18% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     20.18% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                 34928      1.45%     21.64% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                12187      0.51%     22.14% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv               1012495     42.17%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.32% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                 694978     28.95%     93.27% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                161680      6.73%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu              60663003     60.81%     60.81% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               489936      0.49%     61.30% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.30% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd             2847512      2.85%     64.15% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp              115351      0.12%     64.27% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt             2443315      2.45%     66.72% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult             314199      0.31%     67.03% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv              765838      0.77%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                319      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.80% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             24854808     24.91%     92.71% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite             7268585      7.29%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total               99762873                       # Type of FU issued
-system.cpu.iq.rate                           2.276734                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     2400804                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.024065                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          229929463                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         129921880                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses     89757813                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads            15688895                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            9653551                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses      7189472                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses               93781732                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                 8381938                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1923340                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      6908181                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        11335                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation        40937                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      2203327                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads        42874                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked          1494                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                 958605                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 3611196                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                465334                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           122779718                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts            241439                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              26904379                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts              8704430                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts               1919                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                  38387                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                421097                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents          40937                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect         531949                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect       502390                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              1034339                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts              98437326                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              24271451                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           1325547                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                      10922427                       # number of nop insts executed
-system.cpu.iew.exec_refs                     31441543                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 12471856                       # Number of branches executed
-system.cpu.iew.exec_stores                    7170092                       # Number of stores executed
-system.cpu.iew.exec_rate                     2.246483                       # Inst execution rate
-system.cpu.iew.wb_sent                       97646069                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                      96947285                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                  66976790                       # num instructions producing a value
-system.cpu.iew.wb_consumers                  94960923                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       2.212478                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.705309                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        30878414                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             389                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts            919665                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples     39078577                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     2.351750                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     2.919984                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     14680368     37.57%     37.57% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1      8532696     21.83%     59.40% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2      3879932      9.93%     69.33% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      1909819      4.89%     74.22% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      1376650      3.52%     77.74% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      1035169      2.65%     80.39% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6       692226      1.77%     82.16% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7       728499      1.86%     84.02% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      6243218     15.98%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total     39078577                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts             91903055                       # Number of instructions committed
-system.cpu.commit.committedOps               91903055                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       26497301                       # Number of memory references committed
-system.cpu.commit.loads                      19996198                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   10240685                       # Number of branches committed
-system.cpu.commit.fp_insts                    6862061                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                  79581076                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1029620                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      7723353      8.40%      8.40% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu         51001453     55.49%     63.90% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          458252      0.50%     64.40% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.40% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd        2732553      2.97%     67.37% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp         104605      0.11%     67.48% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt        2333953      2.54%     70.02% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult        296445      0.32%     70.35% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv         754822      0.82%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt           318      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.17% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        19996198     21.76%     92.93% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite        6501103      7.07%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total          91903055                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               6243218                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    155615788                       # The number of ROB reads
-system.cpu.rob.rob_writes                   250112160                       # The number of ROB writes
-system.cpu.timesIdled                            4756                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          246067                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                    84179709                       # Number of Instructions Simulated
-system.cpu.committedOps                      84179709                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.520534                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.520534                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.921103                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.921103                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                133011224                       # number of integer regfile reads
-system.cpu.int_regfile_writes                72905073                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                   6263399                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                  6178143                       # number of floating regfile writes
-system.cpu.misc_regfile_reads                  719113                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements               158                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1457.375474                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            28588753                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2245                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          12734.411136                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1457.375474                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.355805                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.355805                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2087                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          137                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          536                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1389                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.509521                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          57198843                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         57198843                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     22095651                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        22095651                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6492632                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6492632                       # number of WriteReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data          470                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total          470                       # number of LoadLockedReq hits
-system.cpu.dcache.demand_hits::cpu.data      28588283                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         28588283                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     28588283                       # number of overall hits
-system.cpu.dcache.overall_hits::total        28588283                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1074                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1074                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         8471                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         8471                       # number of WriteReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data         9545                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           9545                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         9545                       # number of overall misses
-system.cpu.dcache.overall_misses::total          9545                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     71413000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     71413000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    546757246                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    546757246                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        85000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total        85000                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    618170246                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    618170246                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    618170246                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    618170246                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22096725                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22096725                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data          471                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     28597828                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     28597828                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     28597828                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     28597828                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000049                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001303                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001303                       # miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.002123                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.002123                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000334                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000334                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000334                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000334                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66492.551210                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 66492.551210                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 64544.592846                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 64544.592846                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        85000                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        85000                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 64763.776427                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 64763.776427                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 64763.776427                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 64763.776427                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs        32543                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets          127                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs               392                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    83.017857                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    63.500000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          108                       # number of writebacks
-system.cpu.dcache.writebacks::total               108                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          559                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          559                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6742                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total         6742                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         7301                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         7301                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         7301                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         7301                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          515                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          515                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1729                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1729                       # number of WriteReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2244                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2244                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2244                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2244                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     39779500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     39779500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    135885995                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    135885995                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        84000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        84000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    175665495                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    175665495                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    175665495                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    175665495                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000266                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002123                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002123                       # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000078                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000078                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000078                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77241.747573                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77241.747573                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78592.246964                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78592.246964                       # average WriteReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        84000                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78282.306150                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 78282.306150                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78282.306150                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 78282.306150                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              9515                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1600.928709                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            15918297                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             11453                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1389.880119                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1600.928709                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.781703                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.781703                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1938                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          752                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          944                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          31876857                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         31876857                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     15918297                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        15918297                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      15918297                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         15918297                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     15918297                       # number of overall hits
-system.cpu.icache.overall_hits::total        15918297                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        14405                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         14405                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        14405                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          14405                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        14405                       # number of overall misses
-system.cpu.icache.overall_misses::total         14405                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    446574000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    446574000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    446574000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    446574000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    446574000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    446574000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     15932702                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     15932702                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     15932702                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     15932702                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     15932702                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     15932702                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000904                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000904                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000904                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000904                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000904                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000904                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31001.318986                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 31001.318986                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 31001.318986                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 31001.318986                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 31001.318986                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 31001.318986                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          636                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          159                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         9515                       # number of writebacks
-system.cpu.icache.writebacks::total              9515                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2951                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         2951                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         2951                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         2951                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         2951                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         2951                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11454                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        11454                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        11454                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        11454                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        11454                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        11454                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    336702000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    336702000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    336702000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    336702000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    336702000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    336702000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000719                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000719                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000719                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000719                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 29396.018858                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29396.018858                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 29396.018858                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 29396.018858                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 29396.018858                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 29396.018858                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2407.364249                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              18027                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             3589                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             5.022848                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    17.652891                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2008.506649                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   381.204708                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000539                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.061295                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.011633                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.073467                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         3589                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          909                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2431                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.109528                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           192294                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          192294                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          108                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          108                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         9515                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         9515                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         8392                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         8392                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           54                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           54                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         8392                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           80                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            8472                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         8392                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           80                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           8472                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1703                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1703                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3062                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3062                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          462                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          462                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3062                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2165                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5227                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3062                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2165                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5227                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    132876500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    132876500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    231097000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    231097000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     38506000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     38506000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    231097000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    171382500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    402479500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    231097000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    171382500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    402479500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         9515                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         9515                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1729                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1729                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        11454                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        11454                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          516                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          516                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        11454                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2245                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        13699                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        11454                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2245                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        13699                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.984962                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.984962                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.267330                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.267330                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.895349                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.895349                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.267330                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964365                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.381561                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.267330                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964365                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.381561                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78024.955960                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78024.955960                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75472.566950                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75472.566950                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83346.320346                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83346.320346                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75472.566950                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79160.508083                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 77000.095657                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75472.566950                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79160.508083                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 77000.095657                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1703                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1703                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3062                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3062                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          462                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          462                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3062                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2165                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5227                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3062                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2165                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5227                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    115846500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    115846500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    200477000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    200477000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     33886000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     33886000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    200477000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    149732500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    350209500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    200477000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    149732500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    350209500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.984962                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.984962                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.267330                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.267330                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.895349                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.895349                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.267330                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.381561                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.267330                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964365                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.381561                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68024.955960                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68024.955960                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65472.566950                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65472.566950                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73346.320346                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73346.320346                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65472.566950                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69160.508083                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67000.095657                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65472.566950                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69160.508083                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67000.095657                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        23372                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         9673                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         11969                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          108                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         9515                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1729                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1729                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        11454                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          516                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        32422                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4648                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             37070                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1341952                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       150592                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1492544                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        13699                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              13699    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          13699                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       21309000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      17179500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3367500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               3524                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1703                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1703                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3524                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10454                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  10454                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       334528                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  334528                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              5227                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    5227    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                5227                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             6276500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           27456000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt
index aa163eec8..e69de29bb 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/minor-timing/stats.txt
@@ -1,882 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.130383                       # Number of seconds simulated
-sim_ticks                                130382890500                       # Number of ticks simulated
-final_tick                               130382890500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 248771                       # Simulator instruction rate (inst/s)
-host_op_rate                                   262245                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              188230845                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 275588                       # Number of bytes of host memory used
-host_seconds                                   692.68                       # Real time elapsed on the host
-sim_insts                                   172317810                       # Number of instructions simulated
-sim_ops                                     181650743                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            138112                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            109312                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               247424                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       138112                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          138112                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               2158                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               1708                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  3866                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1059280                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               838392                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1897672                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1059280                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1059280                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1059280                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              838392                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                1897672                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          3866                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        3866                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   247424                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    247424                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 305                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 217                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 135                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 313                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 306                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 305                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 273                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 222                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 248                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 218                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                295                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                200                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                183                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                218                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                224                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                204                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    130382796000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    3866                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      3618                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       236                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        12                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          915                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      268.939891                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     176.781102                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     276.529935                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            273     29.84%     29.84% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          347     37.92%     67.76% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           83      9.07%     76.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           59      6.45%     83.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           35      3.83%     87.10% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           24      2.62%     89.73% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           16      1.75%     91.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           20      2.19%     93.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151           58      6.34%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            915                       # Bytes accessed per row activation
-system.physmem.totQLat                       27071500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                  99559000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     19330000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        7002.46                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  25752.46                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           1.90                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        1.90                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.01                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.01                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       2948                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   76.25                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     33725503.36                       # Average gap between requests
-system.physmem.pageHitRate                      76.25                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    3144960                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    1716000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  16192800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             8515837200                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             3562127505                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            75103936500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              87202954965                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              668.831686                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   124939990750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      4353700000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      1087339250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    3764880                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2054250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  13790400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             8515837200                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             3544157970                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            75119701500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              87199306200                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              668.803682                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   124966482000                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      4353700000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1060850750                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                49622074                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          39447439                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           5514206                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             24092073                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                22843202                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             94.816258                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 1888965                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                142                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups          213748                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits             207973                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             5775                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        40452                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        260765781                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   172317810                       # Number of instructions committed
-system.cpu.committedOps                     181650743                       # Number of ops (including micro ops) committed
-system.cpu.discardedOps                      11583006                       # Number of ops (including micro ops) which were discarded before commit
-system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
-system.cpu.cpi                               1.513284                       # CPI: cycles per instruction
-system.cpu.ipc                               0.660815                       # IPC: instructions per cycle
-system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
-system.cpu.op_class_0::IntAlu               138988213     76.51%     76.51% # Class of committed instruction
-system.cpu.op_class_0::IntMult                 908940      0.50%     77.01% # Class of committed instruction
-system.cpu.op_class_0::IntDiv                       0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatAdd                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatCmp                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatCvt                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatMult                    0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatDiv                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::FloatSqrt                    0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdAdd                      0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdAddAcc                   0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdAlu                      0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdCmp                      0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdCvt                      0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdMisc                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdMult                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdMultAcc                  0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdShift                    0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdSqrt                     0      0.00%     77.01% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAdd             32754      0.02%     77.03% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     77.03% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCmp            154829      0.09%     77.12% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatCvt            238880      0.13%     77.25% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatDiv             76016      0.04%     77.29% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMisc           437591      0.24%     77.53% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMult           200806      0.11%     77.64% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatMultAcc         71617      0.04%     77.68% # Class of committed instruction
-system.cpu.op_class_0::SimdFloatSqrt              318      0.00%     77.68% # Class of committed instruction
-system.cpu.op_class_0::MemRead               27896144     15.36%     93.04% # Class of committed instruction
-system.cpu.op_class_0::MemWrite              12644635      6.96%    100.00% # Class of committed instruction
-system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
-system.cpu.op_class_0::total                181650743                       # Class of committed instruction
-system.cpu.tickCycles                       254551967                       # Number of cycles that the object actually ticked
-system.cpu.idleCycles                         6213814                       # Total number of cycles that the object has spent stopped
-system.cpu.dcache.tags.replacements                42                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1378.689350                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            40754473                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              1811                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          22503.850359                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1378.689350                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.336594                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.336594                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         1769                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1359                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.431885                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          81515639                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         81515639                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     28346557                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        28346557                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     12362640                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       12362640                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          462                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           462                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        22407                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        22407                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        22407                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        22407                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      40709197                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         40709197                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     40709659                       # number of overall hits
-system.cpu.dcache.overall_hits::total        40709659                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          793                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           793                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1647                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1647                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data         2440                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           2440                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         2441                       # number of overall misses
-system.cpu.dcache.overall_misses::total          2441                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     59629000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     59629000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    126003000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    126003000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    185632000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    185632000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    185632000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    185632000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     28347350                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     28347350                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          463                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          463                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     40711637                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     40711637                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     40712100                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     40712100                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000028                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000133                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000133                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.002160                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.002160                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000060                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000060                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000060                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000060                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 75194.199243                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 75194.199243                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 76504.553734                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 76504.553734                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 76078.688525                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 76078.688525                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 76047.521508                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 76047.521508                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks           16                       # number of writebacks
-system.cpu.dcache.writebacks::total                16                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data           82                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data          548                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total          548                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data          630                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total          630                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data          630                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total          630                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          711                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          711                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1099                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1099                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         1810                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         1810                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         1811                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         1811                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     52555500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     52555500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     85213000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     85213000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        70000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        70000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    137768500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    137768500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    137838500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    137838500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.002160                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002160                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 73917.721519                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 73917.721519                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77536.851683                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77536.851683                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        70000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        70000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76115.193370                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 76115.193370                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76111.816676                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 76111.816676                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              2881                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1423.942746                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            70779397                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              4677                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          15133.503742                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1423.942746                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.695285                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.695285                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1796                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          496                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1068                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         141572827                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        141572827                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     70779397                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        70779397                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      70779397                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         70779397                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     70779397                       # number of overall hits
-system.cpu.icache.overall_hits::total        70779397                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         4678                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          4678                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         4678                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           4678                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         4678                       # number of overall misses
-system.cpu.icache.overall_misses::total          4678                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    198432500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    198432500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    198432500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    198432500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    198432500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    198432500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     70784075                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     70784075                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     70784075                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     70784075                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     70784075                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     70784075                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000066                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000066                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000066                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42418.234288                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 42418.234288                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 42418.234288                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 42418.234288                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 42418.234288                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 42418.234288                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         2881                       # number of writebacks
-system.cpu.icache.writebacks::total              2881                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4678                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         4678                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         4678                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         4678                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         4678                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         4678                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    193755500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    193755500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    193755500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    193755500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    193755500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    193755500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000066                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000066                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41418.448055                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41418.448055                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41418.448055                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 41418.448055                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41418.448055                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 41418.448055                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         1999.548128                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               5178                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             2783                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.860582                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     3.029345                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1506.706963                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   489.811820                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000092                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.045981                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.014948                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.061021                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         2783                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           68                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          149                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2003                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.084930                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            76554                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           76554                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks           16                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         2559                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         2559                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data            8                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         2517                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         2517                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           81                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           81                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         2517                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           89                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            2606                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         2517                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           89                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           2606                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1091                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1091                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2161                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2161                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          631                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          631                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2161                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         1722                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          3883                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2161                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         1722                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         3883                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     83479000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     83479000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    159937500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    159937500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     50622000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     50622000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    159937500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    134101000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    294038500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    159937500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    134101000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    294038500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks           16                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         2559                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         2559                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1099                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1099                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4678                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         4678                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          712                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          712                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         4678                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         1811                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         6489                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         4678                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         1811                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         6489                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.992721                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.992721                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.461950                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.461950                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.886236                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.886236                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.461950                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.950856                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.598397                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.461950                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.950856                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.598397                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76516.040330                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76516.040330                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74010.874595                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74010.874595                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80225.039620                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80225.039620                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74010.874595                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77875.145180                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 75724.568633                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74010.874595                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77875.145180                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 75724.568633                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            2                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data           14                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            2                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           14                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            2                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           14                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           16                       # number of overall MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1091                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1091                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2159                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2159                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          617                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          617                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2159                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         1708                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         3867                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2159                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         1708                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         3867                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     72569000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     72569000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    138134000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    138134000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     43490000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     43490000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    138134000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    116059000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    254193000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    138134000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    116059000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    254193000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.992721                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.992721                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.461522                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.461522                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.866573                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.866573                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.461522                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.943125                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.595932                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.461522                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.943125                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.595932                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66516.040330                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66516.040330                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63980.546549                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63980.546549                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70486.223663                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70486.223663                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63980.546549                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67950.234192                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65733.902250                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63980.546549                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67950.234192                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65733.902250                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests         9412                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         3057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests          328                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          5389                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty           16                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         2881                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           26                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1099                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1099                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         4678                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          712                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        12236                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         3664                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             15900                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       483712                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       116928                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             600640                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         6489                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.071197                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.257174                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               6027     92.88%     92.88% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                462      7.12%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           6489                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        7603000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7016498                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       2723486                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               2775                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1091                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1091                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          2775                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         7732                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   7732                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       247424                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  247424                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              3866                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3866    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                3866                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             4516500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           20548250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
index be1a4308b..e69de29bb 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
@@ -1,1172 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.084938                       # Number of seconds simulated
-sim_ticks                                 84937723500                       # Number of ticks simulated
-final_tick                                84937723500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 152098                       # Simulator instruction rate (inst/s)
-host_op_rate                                   160337                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               74977715                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 271624                       # Number of bytes of host memory used
-host_seconds                                  1132.84                       # Real time elapsed on the host
-sim_insts                                   172303022                       # Number of instructions simulated
-sim_ops                                     181635954                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            587328                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            132096                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.l2cache.prefetcher        70976                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               790400                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       587328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          587328                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               9177                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2064                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.l2cache.prefetcher         1109                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 12350                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              6914807                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1555210                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.l2cache.prefetcher       835624                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 9305641                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         6914807                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            6914807                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             6914807                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1555210                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.l2cache.prefetcher       835624                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                9305641                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                         12351                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                       12351                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   790464                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    790464                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                1113                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 381                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                5089                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 423                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                1959                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 424                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 265                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 373                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 266                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 219                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                295                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                324                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                199                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                249                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                229                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                543                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                     84937714500                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                   12351                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                     10935                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       975                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       172                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                        85                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                        60                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                        38                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                        30                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                        28                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                        27                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         7250                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      108.738207                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean      85.269087                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     131.624325                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127           5249     72.40%     72.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255         1564     21.57%     93.97% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          167      2.30%     96.28% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           93      1.28%     97.56% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           42      0.58%     98.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           24      0.33%     98.47% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           18      0.25%     98.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           21      0.29%     99.01% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151           72      0.99%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           7250                       # Bytes accessed per row activation
-system.physmem.totQLat                      171430514                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 403011764                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     61755000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       13879.89                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  32629.89                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           9.31                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        9.31                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.07                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.07                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.01                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       5094                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   41.24                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                      6876990.89                       # Average gap between requests
-system.physmem.pageHitRate                      41.24                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                   48452040                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                   26437125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  78179400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             5547372480                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            16645874445                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            36357960750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              58704276240                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              691.186004                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    60381088491                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      2836080000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     21718991509                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    6335280                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    3456750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  17877600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             5547372480                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             3295031490                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            48069226500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              56939300100                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              670.405119                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    79958437412                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      2836080000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      2138239588                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                85626366                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          68177013                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           5935452                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             39946926                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                38187698                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct             95.596087                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 3683716                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect              81912                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups          681689                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits             653746                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses            27943                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted        40316                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        169875448                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles            5671940                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      347162762                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    85626366                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           42525160                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     157499775                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                11884731                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                 2609                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingQuiesceStallCycles           23                       # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles         3808                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  78326624                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                 18246                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples          169120520                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              2.147875                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             1.049260                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 17456404     10.32%     10.32% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                 30071791     17.78%     28.10% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                 31598997     18.68%     46.79% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                 89993328     53.21%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            169120520                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.504054                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.043631                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 17509987                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              17244874                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                 121866560                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles               6731455                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                5767644                       # Number of cycles decode is squashing
-system.cpu.decode.BranchResolved             11064434                       # Number of times decode resolved a branch
-system.cpu.decode.BranchMispred                189777                       # Number of times decode detected a branch misprediction
-system.cpu.decode.DecodedInsts              304997911                       # Number of instructions handled by decode
-system.cpu.decode.SquashedInsts              27240618                       # Number of squashed instructions handled by decode
-system.cpu.rename.SquashCycles                5767644                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 37477523                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                 8502539                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles         578983                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                 108355768                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles               8438063                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              277420851                       # Number of instructions processed by rename
-system.cpu.rename.SquashedInsts              13180734                       # Number of squashed instructions processed by rename
-system.cpu.rename.ROBFullEvents               3058487                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents                 843003                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                2280960                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                  36243                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.FullRegisterEvents            27083                       # Number of times there has been no free registers
-system.cpu.rename.RenamedOperands           481449871                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            1191735135                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        296461789                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups           3004325                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             292976929                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                188472942                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts              23603                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts          23603                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  13353784                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads             33915046                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            14407100                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads           2540378                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores          1803003                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  263798584                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded               45955                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 214411803                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           5187874                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined        82208585                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    217092419                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            739                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     169120520                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.267805                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.017994                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            52408217     30.99%     30.99% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            35940187     21.25%     52.24% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            65510990     38.74%     90.98% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            13642635      8.07%     99.04% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4             1570936      0.93%     99.97% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5               47343      0.03%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                 212      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       169120520                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                35659439     66.16%     66.16% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                 153265      0.28%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd              1066      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     66.45% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp             35730      0.07%     66.51% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt               240      0.00%     66.51% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv               201      0.00%     66.51% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc              958      0.00%     66.52% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult            34286      0.06%     66.58% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             4      0.00%     66.58% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     66.58% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead               14056522     26.08%     92.66% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite               3955910      7.34%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             166992897     77.88%     77.88% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               919175      0.43%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.31% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd           33015      0.02%     78.33% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.33% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp          165179      0.08%     78.41% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt          245702      0.11%     78.52% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv           76018      0.04%     78.56% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc         460499      0.21%     78.77% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult         206683      0.10%     78.87% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc        71623      0.03%     78.90% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt            319      0.00%     78.90% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             31868874     14.86%     93.76% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            13371819      6.24%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              214411803                       # Type of FU issued
-system.cpu.iq.rate                           1.262171                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                    53897621                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.251374                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          653076785                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         344050437                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    204251594                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads             3952836                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes            2009578                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses      1806333                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              266175663                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                 2133761                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads          1598827                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads      6018902                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses         7447                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation         7034                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores      1762466                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads        25527                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked           769                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                5767644                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                 5618767                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                 62916                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           263864756                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts              33915046                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             14407100                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts              23547                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                   3855                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                 55872                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents           7034                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        3149041                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      3246654                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              6395695                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             207125960                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              30633355                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts           7285843                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                         20217                       # number of nop insts executed
-system.cpu.iew.exec_refs                     43771495                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 44852998                       # Number of branches executed
-system.cpu.iew.exec_stores                   13138140                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.219281                       # Inst execution rate
-system.cpu.iew.wb_sent                      206368045                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     206057927                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 129397136                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 221651580                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.212994                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.583786                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts        68672645                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls           45216                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts           5760731                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    157823719                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.150970                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.652577                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     73232232     46.40%     46.40% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     41142749     26.07%     72.47% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     22534270     14.28%     86.75% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3      9514853      6.03%     92.78% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      3552076      2.25%     95.03% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      2143258      1.36%     96.39% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      1327703      0.84%     97.23% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      1008942      0.64%     97.87% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      3367636      2.13%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    157823719                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            172317410                       # Number of instructions committed
-system.cpu.commit.committedOps              181650342                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       40540778                       # Number of memory references committed
-system.cpu.commit.loads                      27896144                       # Number of loads committed
-system.cpu.commit.membars                       22408                       # Number of memory barriers committed
-system.cpu.commit.branches                   40300312                       # Number of branches committed
-system.cpu.commit.fp_insts                    1752310                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 143085667                       # Number of committed integer instructions.
-system.cpu.commit.function_calls              1848934                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        138987813     76.51%     76.51% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          908940      0.50%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.01% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd        32754      0.02%     77.03% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.03% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp       154829      0.09%     77.12% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt       238880      0.13%     77.25% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv        76016      0.04%     77.29% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc       437591      0.24%     77.53% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult       200806      0.11%     77.64% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc        71617      0.04%     77.68% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt          318      0.00%     77.68% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        27896144     15.36%     93.04% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       12644634      6.96%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         181650342                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               3367636                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    404773869                       # The number of ROB reads
-system.cpu.rob.rob_writes                   511956769                       # The number of ROB writes
-system.cpu.timesIdled                            9030                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          754928                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   172303022                       # Number of Instructions Simulated
-system.cpu.committedOps                     181635954                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               0.985911                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         0.985911                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               1.014290                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         1.014290                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                218725741                       # number of integer regfile reads
-system.cpu.int_regfile_writes               114168991                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                   2904222                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                  2441435                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 708194084                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                229512691                       # number of cc regfile writes
-system.cpu.misc_regfile_reads                59249211                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                 820036                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements             72581                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           511.413915                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            41031177                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs             73093                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            561.355766                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         508221500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   511.413915                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.998855                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.998855                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          82360603                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         82360603                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     28644947                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        28644947                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     12341311                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       12341311                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          364                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           364                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        22148                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        22148                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        22407                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        22407                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      40986258                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         40986258                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     40986622                       # number of overall hits
-system.cpu.dcache.overall_hits::total        40986622                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        89227                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         89227                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        22976                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        22976                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data          116                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total          116                       # number of SoftPFReq misses
-system.cpu.dcache.LoadLockedReq_misses::cpu.data          259                       # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_misses::total          259                       # number of LoadLockedReq misses
-system.cpu.dcache.demand_misses::cpu.data       112203                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         112203                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       112319                       # number of overall misses
-system.cpu.dcache.overall_misses::total        112319                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   1066843000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   1066843000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    241030499                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    241030499                       # number of WriteReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      2297500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_latency::total      2297500                       # number of LoadLockedReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data   1307873499                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   1307873499                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data   1307873499                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   1307873499                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     28734174                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     28734174                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          480                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          480                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     41098461                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     41098461                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     41098941                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     41098941                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.003105                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.003105                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001858                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.001858                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.241667                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.241667                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.011559                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_miss_rate::total     0.011559                       # miss rate for LoadLockedReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002730                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002730                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002733                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002733                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11956.504197                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 11956.504197                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10490.533557                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 10490.533557                       # average WriteReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  8870.656371                       # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  8870.656371                       # average LoadLockedReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 11656.314885                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 11656.314885                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 11644.276561                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 11644.276561                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs          166                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets        10738                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets             864                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs           83                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    12.428241                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks        72581                       # number of writebacks
-system.cpu.dcache.writebacks::total             72581                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data        24802                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total        24802                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data        14421                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total        14421                       # number of WriteReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          259                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.LoadLockedReq_mshr_hits::total          259                       # number of LoadLockedReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data        39223                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total        39223                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data        39223                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total        39223                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        64425                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        64425                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8555                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         8555                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data          113                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total          113                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data        72980                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total        72980                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data        73093                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total        73093                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    653903000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total    653903000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     85317499                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     85317499                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       962000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       962000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    739220499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    739220499                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    740182499                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    740182499                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002242                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002242                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000692                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.235417                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235417                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001776                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.001776                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001778                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.001778                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 10149.833139                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 10149.833139                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data  9972.822794                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  9972.822794                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data  8513.274336                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  8513.274336                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 10129.083297                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 10129.083297                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 10126.585295                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 10126.585295                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             53623                       # number of replacements
-system.cpu.icache.tags.tagsinuse           510.594536                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            78269055                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             54135                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1445.812413                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle       84183071500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   510.594536                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.997255                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.997255                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         156707315                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        156707315                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     78269055                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        78269055                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      78269055                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         78269055                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     78269055                       # number of overall hits
-system.cpu.icache.overall_hits::total        78269055                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        57535                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         57535                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        57535                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          57535                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        57535                       # number of overall misses
-system.cpu.icache.overall_misses::total         57535                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   1155198430                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   1155198430                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   1155198430                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   1155198430                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   1155198430                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   1155198430                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     78326590                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     78326590                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     78326590                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     78326590                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     78326590                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     78326590                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000735                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000735                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000735                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000735                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000735                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000735                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20078.185974                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 20078.185974                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 20078.185974                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 20078.185974                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 20078.185974                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 20078.185974                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs        73195                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs              3246                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    22.549291                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets    13.500000                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        53623                       # number of writebacks
-system.cpu.icache.writebacks::total             53623                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3399                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         3399                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         3399                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         3399                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         3399                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         3399                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        54136                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        54136                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        54136                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        54136                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        54136                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        54136                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1039886452                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1039886452                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1039886452                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1039886452                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1039886452                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1039886452                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000691                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000691                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000691                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000691                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000691                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000691                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19208.778853                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19208.778853                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19208.778853                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 19208.778853                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19208.778853                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 19208.778853                       # average overall mshr miss latency
-system.cpu.l2cache.prefetcher.num_hwpf_issued         9269                       # number of hwpf issued
-system.cpu.l2cache.prefetcher.pfIdentified         9269                       # number of prefetch candidates identified
-system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
-system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
-system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu.l2cache.prefetcher.pfSpanPage         1371                       # number of prefetches not generated due to page crossing
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2141.370901                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             157591                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             3198                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs            49.277986                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  1986.257511                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher   155.113391                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.121232                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher     0.009467                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.130699                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1022          254                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::1           24                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::2           87                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1022::4          141                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          194                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          856                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          162                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1653                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1022     0.015503                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.179688                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          3955418                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         3955418                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks        64698                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total        64698                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        51033                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        51033                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         8387                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         8387                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        44953                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        44953                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        62632                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        62632                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        44953                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        71019                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          115972                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        44953                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        71019                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         115972                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data          235                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total          235                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         9183                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         9183                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data         1839                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total         1839                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         9183                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2074                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         11257                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         9183                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2074                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        11257                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     18101500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     18101500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    689865000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    689865000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data    142794500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total    142794500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    689865000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    160896000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    850761000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    689865000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    160896000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    850761000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks        64698                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total        64698                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        51033                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        51033                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         8622                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         8622                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        54136                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        54136                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        64471                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        64471                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        54136                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data        73093                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       127229                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        54136                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data        73093                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       127229                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.027256                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.027256                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.169628                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.169628                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.028524                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.028524                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.169628                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.028375                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.088478                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.169628                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.028375                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.088478                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77027.659574                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77027.659574                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75124.142437                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75124.142437                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77647.906471                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77647.906471                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75124.142437                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77577.627772                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 75576.174825                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75124.142437                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77577.627772                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 75576.174825                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data            1                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadCleanReq_mshr_hits::total            5                       # number of ReadCleanReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.inst            5                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::cpu.data           10                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.inst            5                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::cpu.data           10                       # number of overall MSHR hits
-system.cpu.l2cache.overall_mshr_hits::total           15                       # number of overall MSHR hits
-system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher         2007                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_misses::total         2007                       # number of HardPFReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          234                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total          234                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         9178                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         9178                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data         1830                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1830                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         9178                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2064                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        11242                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         9178                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2064                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher         2007                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        13249                       # number of overall MSHR misses
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher     68828649                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_latency::total     68828649                       # number of HardPFReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     16491500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     16491500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    634496500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    634496500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data    131272000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    131272000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    634496500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    147763500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    782260000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    634496500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    147763500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher     68828649                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    851088649                       # number of overall MSHR miss cycles
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.027140                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.027140                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.169536                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.169536                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.028385                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.028385                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.169536                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.028238                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.088360                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.169536                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.028238                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.104135                       # mshr miss rate for overall accesses
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 34294.294469                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 34294.294469                       # average HardPFReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70476.495726                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70476.495726                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 69132.327304                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 69132.327304                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71733.333333                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71733.333333                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 69132.327304                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71590.843023                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69583.703967                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69132.327304                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71590.843023                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 34294.294469                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64237.953732                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       253433                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       126224                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests        10473                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops        11905                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3377                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops         8528                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        118606                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty        64698                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        61506                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        11007                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::HardPFReq         2350                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         8622                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         8622                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        54136                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        64471                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       161894                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       218767                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            380661                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      6896512                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      9323136                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           16219648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                       13357                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       140586                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.219979                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.541213                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             118188     84.07%     84.07% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1              13870      9.87%     93.93% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2               8528      6.07%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         140586                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      252920500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      81207989                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     109644490                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              12116                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               234                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              234                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         12117                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        24701                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  24701                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       790400                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  790400                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             12351                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   12351    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               12351                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            15618188                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           66520835                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
index d2b7d14ce..e69de29bb 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
@@ -1,1008 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.103324                       # Number of seconds simulated
-sim_ticks                                103324153500                       # Number of ticks simulated
-final_tick                               103324153500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  75581                       # Simulator instruction rate (inst/s)
-host_op_rate                                   126680                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               59129521                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 307596                       # Number of bytes of host memory used
-host_seconds                                  1747.42                       # Real time elapsed on the host
-sim_insts                                   132071192                       # Number of instructions simulated
-sim_ops                                     221363384                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            231488                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            130496                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               361984                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       231488                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          231488                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3617                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2039                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5656                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              2240405                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1262977                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 3503382                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         2240405                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            2240405                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             2240405                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1262977                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                3503382                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                          5656                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                        5656                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                   361984                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                    361984                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 310                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                 382                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                 476                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                 358                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                 362                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                 335                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                 419                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                 385                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                 389                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                 295                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                260                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                270                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                228                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                484                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                420                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                283                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                    103323899000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                    5656                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                      4508                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       949                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       169                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                        23                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         6                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples         1264                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      286.278481                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     164.439317                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     318.670037                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127            554     43.83%     43.83% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255          264     20.89%     64.72% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383          105      8.31%     73.02% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           69      5.46%     78.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639           45      3.56%     82.04% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767           57      4.51%     86.55% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895           28      2.22%     88.77% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023           17      1.34%     90.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151          125      9.89%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total           1264                       # Bytes accessed per row activation
-system.physmem.totQLat                       43672750                       # Total ticks spent queuing
-system.physmem.totMemAccLat                 149722750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                     28280000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        7721.49                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  26471.49                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           3.50                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        3.50                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           0.03                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.06                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                       4391                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   77.63                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                     18268016.09                       # Average gap between requests
-system.physmem.pageHitRate                      77.63                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                    5624640                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                    3069000                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                  23610600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy             6748591200                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy             3147948405                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy            59232949500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy              69161793345                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.369133                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE    98535205500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF      3450200000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT      1338454000                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                    3931200                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                    2145000                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                  20490600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy             6748591200                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy             2964574845                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy            59393774250                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy              69133507095                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.095685                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE    98803806250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF      3450200000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT      1069805000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                40908032                       # Number of BP lookups
-system.cpu.branchPred.condPredicted          40908032                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect           6741329                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups             35316490                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                 3206071                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect             604531                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups        35316490                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits            9869044                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses         25447446                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted      5035252                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        206648308                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles           46351281                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                      420030465                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                    40908032                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches           13075115                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                     152558958                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                14935189                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.TlbCycles                        126                       # Number of cycles fetch has spent waiting for tlb
-system.cpu.fetch.MiscStallCycles                 5881                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles         68758                       # Number of stall cycles due to pending traps
-system.cpu.fetch.PendingQuiesceStallCycles          764                       # Number of stall cycles due to pending quiesce instructions
-system.cpu.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                  41261989                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes               1525874                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.ItlbSquashes                       8                       # Number of outstanding ITLB misses that were squashed
-system.cpu.fetch.rateDist::samples          206453541                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              3.416062                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             3.660543                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                 99211398     48.06%     48.06% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                  5135847      2.49%     50.54% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                  5374620      2.60%     53.15% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                  5328555      2.58%     55.73% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                  6013612      2.91%     58.64% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                  5856529      2.84%     61.48% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                  5733209      2.78%     64.25% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                  4747222      2.30%     66.55% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                 69052549     33.45%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total            206453541                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.197960                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        2.032586                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                 32305475                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles              86547165                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                  62440790                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles              17692517                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                7467594                       # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts              591140753                       # Number of instructions handled by decode
-system.cpu.rename.SquashCycles                7467594                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                 42099614                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                46622929                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles          29580                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                  68917298                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles              41316526                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts              552365156                       # Number of instructions processed by rename
-system.cpu.rename.ROBFullEvents                  1615                       # Number of times rename has blocked due to ROB full
-system.cpu.rename.IQFullEvents               36415427                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.LQFullEvents                4818042                       # Number of times rename has blocked due to LQ full
-system.cpu.rename.SQFullEvents                 146051                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands           629691896                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups            1486514399                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups        974943820                       # Number of integer rename lookups
-system.cpu.rename.fp_rename_lookups          15152274                       # Number of floating rename lookups
-system.cpu.rename.CommittedMaps             259429450                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                370262446                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts               2381                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts           2386                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                  89347483                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads            128815998                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores            45923960                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads          77358410                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores         25275137                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                  490566423                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded               62065                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                 338414549                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued           1099553                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined       269265104                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined    527048763                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved          60820                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples     206453541                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         1.639180                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.804126                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0            73345677     35.53%     35.53% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1            46646037     22.59%     58.12% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2            32854801     15.91%     74.03% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3            20905072     10.13%     84.16% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4            15063521      7.30%     91.46% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5             8409386      4.07%     95.53% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6             5213188      2.53%     98.05% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7             2363320      1.14%     99.20% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8             1652539      0.80%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total       206453541                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                  758238     19.31%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     19.31% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                2733075     69.60%     88.91% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                435620     11.09%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass           1211810      0.36%      0.36% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu             216608884     64.01%     64.37% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult               799973      0.24%     64.60% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv               7048329      2.08%     66.68% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd             1813849      0.54%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     67.22% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead             84312637     24.91%     92.13% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite            26619067      7.87%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total              338414549                       # Type of FU issued
-system.cpu.iq.rate                           1.637635                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                     3926933                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.011604                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads          880106724                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes         745207821                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses    316030450                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads             8202401                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes           15512263                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses      3567674                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses              337013730                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                 4115942                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads         18154732                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads     72166411                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses        54986                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation       863760                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores     25408243                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads        50543                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked            53                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                7467594                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                35770303                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                592137                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts           490628488                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts           1259959                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts             128815998                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts             45923960                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts              22654                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                 545800                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                 38626                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents         863760                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect        1294864                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect      6880130                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts              8174994                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts             326485130                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts              80685795                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts          11929419                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                             0                       # number of nop insts executed
-system.cpu.iew.exec_refs                    106318426                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                 18939296                       # Number of branches executed
-system.cpu.iew.exec_stores                   25632631                       # Number of stores executed
-system.cpu.iew.exec_rate                     1.579907                       # Inst execution rate
-system.cpu.iew.wb_sent                      322610085                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                     319598124                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                 256503247                       # num instructions producing a value
-system.cpu.iew.wb_consumers                 435667509                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       1.546580                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.588759                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts       269290512                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls            1245                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts           6746174                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples    163890954                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     1.350675                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.933271                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0     67206524     41.01%     41.01% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1     54940140     33.52%     74.53% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2     13261155      8.09%     82.62% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3     10687834      6.52%     89.14% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4      5446779      3.32%     92.47% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5      3132108      1.91%     94.38% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6      1092307      0.67%     95.04% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7      1156922      0.71%     95.75% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8      6967185      4.25%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total    163890954                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts            132071192                       # Number of instructions committed
-system.cpu.commit.committedOps              221363384                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                       77165304                       # Number of memory references committed
-system.cpu.commit.loads                      56649587                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                   12326938                       # Number of branches committed
-system.cpu.commit.fp_insts                    2162459                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                 219019985                       # Number of committed integer instructions.
-system.cpu.commit.function_calls               797818                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass      1176721      0.53%      0.53% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu        134111832     60.58%     61.12% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult          772953      0.35%     61.47% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv          7031501      3.18%     64.64% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd        1105073      0.50%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.14% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead        56649587     25.59%     90.73% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite       20515717      9.27%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total         221363384                       # Class of committed instruction
-system.cpu.commit.bw_lim_events               6967185                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                    647577665                       # The number of ROB reads
-system.cpu.rob.rob_writes                  1024269930                       # The number of ROB writes
-system.cpu.timesIdled                            2819                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                          194767                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                   132071192                       # Number of Instructions Simulated
-system.cpu.committedOps                     221363384                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               1.564674                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         1.564674                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.639111                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.639111                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                524516370                       # number of integer regfile reads
-system.cpu.int_regfile_writes               289029189                       # number of integer regfile writes
-system.cpu.fp_regfile_reads                   4536413                       # number of floating regfile reads
-system.cpu.fp_regfile_writes                  3331836                       # number of floating regfile writes
-system.cpu.cc_regfile_reads                 107017358                       # number of cc regfile reads
-system.cpu.cc_regfile_writes                 65774990                       # number of cc regfile writes
-system.cpu.misc_regfile_reads               176892429                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                   1689                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements                72                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1525.498489                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            82766316                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2113                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          39170.050166                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1525.498489                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.372436                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.372436                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2041                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          101                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1484                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.498291                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         165539971                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        165539971                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     62251936                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        62251936                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     20513707                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       20513707                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      82765643                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         82765643                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     82765643                       # number of overall hits
-system.cpu.dcache.overall_hits::total        82765643                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data         1262                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total          1262                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         2024                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         2024                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         3286                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           3286                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         3286                       # number of overall misses
-system.cpu.dcache.overall_misses::total          3286                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     84231000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     84231000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    131983500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    131983500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    216214500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    216214500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    216214500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    216214500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     62253198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     62253198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     20515731                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     20515731                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     82768929                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     82768929                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     82768929                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     82768929                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000020                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000099                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000099                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000040                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000040                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66744.057052                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 66744.057052                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65209.239130                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 65209.239130                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 65798.691418                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 65798.691418                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 65798.691418                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 65798.691418                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs          369                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets           73                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    46.125000                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets    36.500000                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks           18                       # number of writebacks
-system.cpu.dcache.writebacks::total                18                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data          661                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total          661                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data            7                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data          668                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total          668                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data          668                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total          668                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          601                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          601                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2017                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         2017                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2618                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2618                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2618                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2618                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     47710000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     47710000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    129636500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    129636500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    177346500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    177346500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    177346500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    177346500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000098                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000098                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79384.359401                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79384.359401                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 64271.938523                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64271.938523                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67741.214668                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 67741.214668                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67741.214668                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 67741.214668                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              6515                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1663.291735                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            41248897                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              8499                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           4853.382398                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1663.291735                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.812154                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.812154                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1984                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          845                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          155                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          736                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses          82532972                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses         82532972                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     41248897                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        41248897                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      41248897                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         41248897                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     41248897                       # number of overall hits
-system.cpu.icache.overall_hits::total        41248897                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        13089                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         13089                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        13089                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          13089                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        13089                       # number of overall misses
-system.cpu.icache.overall_misses::total         13089                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    485791000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    485791000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    485791000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    485791000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    485791000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    485791000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     41261986                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     41261986                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     41261986                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     41261986                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     41261986                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     41261986                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000317                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000317                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000317                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37114.447246                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 37114.447246                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 37114.447246                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 37114.447246                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 37114.447246                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 37114.447246                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs         2090                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets          305                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs    69.666667                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          305                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         6515                       # number of writebacks
-system.cpu.icache.writebacks::total              6515                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst         4088                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total         4088                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst         4088                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total         4088                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst         4088                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total         4088                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9001                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         9001                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         9001                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         9001                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         9001                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         9001                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    340708000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    340708000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    340708000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    340708000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    340708000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    340708000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000218                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000218                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000218                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000218                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000218                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000218                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37852.238640                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37852.238640                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37852.238640                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 37852.238640                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37852.238640                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 37852.238640                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2796.844278                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              11471                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4155                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             2.760770                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     4.971138                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2402.103394                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   389.769746                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000152                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.073306                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.011895                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.085353                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4155                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          992                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          147                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2824                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.126801                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           146881                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          146881                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks           18                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total           18                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         6469                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         6469                       # number of WritebackClean hits
-system.cpu.l2cache.UpgradeReq_hits::cpu.data            5                       # number of UpgradeReq hits
-system.cpu.l2cache.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data            6                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total            6                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         4877                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         4877                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           68                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           68                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         4877                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           74                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            4951                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         4877                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           74                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           4951                       # number of overall hits
-system.cpu.l2cache.UpgradeReq_misses::cpu.data          500                       # number of UpgradeReq misses
-system.cpu.l2cache.UpgradeReq_misses::total          500                       # number of UpgradeReq misses
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1507                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1507                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3617                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3617                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          532                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          532                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3617                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2039                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5656                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3617                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2039                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5656                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    112056000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    112056000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    275028000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    275028000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     45953000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     45953000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    275028000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    158009000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    433037000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    275028000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    158009000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    433037000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks           18                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total           18                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         6469                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         6469                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::cpu.data          505                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.UpgradeReq_accesses::total          505                       # number of UpgradeReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1513                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1513                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         8494                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         8494                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          600                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          600                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         8494                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2113                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        10607                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         8494                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2113                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        10607                       # number of overall (read+write) accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data     0.990099                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_miss_rate::total     0.990099                       # miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.996034                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.996034                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.425830                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.425830                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.886667                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.886667                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.425830                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964979                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.533233                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.425830                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964979                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.533233                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 74357.000664                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 74357.000664                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76037.600221                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76037.600221                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 86377.819549                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 86377.819549                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76037.600221                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77493.379107                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 76562.411598                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76037.600221                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77493.379107                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 76562.411598                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data          500                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_misses::total          500                       # number of UpgradeReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1507                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1507                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3617                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3617                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          532                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          532                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3617                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2039                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5656                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3617                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2039                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5656                       # number of overall MSHR misses
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      9503500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total      9503500                       # number of UpgradeReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     96986000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     96986000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    238858000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    238858000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     40633000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     40633000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    238858000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    137619000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    376477000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    238858000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    137619000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    376477000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.990099                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.990099                       # mshr miss rate for UpgradeReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.996034                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.996034                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.425830                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.425830                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.886667                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.886667                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.425830                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964979                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.533233                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.425830                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964979                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.533233                       # mshr miss rate for overall accesses
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data        19007                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total        19007                       # average UpgradeReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64357.000664                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64357.000664                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66037.600221                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66037.600221                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76377.819549                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 76377.819549                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66037.600221                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67493.379107                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66562.411598                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66037.600221                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67493.379107                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66562.411598                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        18206                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         7138                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests          549                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          9600                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty           18                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         6515                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           54                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeReq          505                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::UpgradeResp          505                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1513                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1513                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         9001                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          600                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        24009                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         5308                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             29317                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       960512                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       136384                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1096896                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                         507                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        11619                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.094328                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.292297                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              10523     90.57%     90.57% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               1096      9.43%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          11619                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       15636499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      13500000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3422499                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4149                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              500                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1507                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1507                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4149                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        11812                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total        11812                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  11812                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       361984                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total       361984                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  361984                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              6156                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    6156    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                6156                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             7649501                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           30011250                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
index 90f1f17e3..8d5fa3758 100644
--- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt
@@ -1,14 +1,14 @@
 
 ---------- Begin Simulation Statistics ----------
 sim_seconds                                  1.869358                       # Number of seconds simulated
-sim_ticks                                1869357988000                       # Number of ticks simulated
-final_tick                               1869357988000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks                                1869357999000                       # Number of ticks simulated
+final_tick                               1869357999000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1670594                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1670593                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            48045239456                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 332628                       # Number of bytes of host memory used
-host_seconds                                    38.91                       # Real time elapsed on the host
+host_inst_rate                                1770526                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1770526                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            50919239991                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 331076                       # Number of bytes of host memory used
+host_seconds                                    36.71                       # Real time elapsed on the host
 sim_insts                                    64999904                       # Number of instructions simulated
 sim_ops                                      64999904                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
@@ -49,7 +49,7 @@ system.physmem.bw_total::cpu0.data           35592763                       # To
 system.physmem.bw_total::cpu1.inst              56764                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.data             409946                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::tsunami.ide              514                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               40657621                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total               40657620                       # Total bandwidth to/from this memory (bytes/s)
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
@@ -83,7 +83,7 @@ system.cpu0.itb.data_hits                           0                       # DT
 system.cpu0.itb.data_misses                         0                       # DTB misses
 system.cpu0.itb.data_acv                            0                       # DTB access violations
 system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.numCycles                      3738722771                       # number of cpu cycles simulated
+system.cpu0.numCycles                      3738722793                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
@@ -101,12 +101,12 @@ system.cpu0.kern.ipl_good::22                    1907      1.83%     51.03% # nu
 system.cpu0.kern.ipl_good::30                     514      0.49%     51.52% # number of times we switched to this ipl from a different ipl
 system.cpu0.kern.ipl_good::31                   50536     48.48%    100.00% # number of times we switched to this ipl from a different ipl
 system.cpu0.kern.ipl_good::total               104250                       # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_ticks::0            1853222721000     99.14%     99.14% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::0            1853222732000     99.14%     99.14% # number of cycles we spent at this ipl
 system.cpu0.kern.ipl_ticks::21               20110000      0.00%     99.14% # number of cycles we spent at this ipl
 system.cpu0.kern.ipl_ticks::22               82001000      0.00%     99.14% # number of cycles we spent at this ipl
 system.cpu0.kern.ipl_ticks::30               57621500      0.00%     99.15% # number of cycles we spent at this ipl
 system.cpu0.kern.ipl_ticks::31            15975327000      0.85%    100.00% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::total        1869357780500                       # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::total        1869357791500                       # number of cycles we spent at this ipl
 system.cpu0.kern.ipl_used::0                 0.993229                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
@@ -172,7 +172,7 @@ system.cpu0.kern.mode_switch_good::kernel     0.177764                       # f
 system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::total     0.301957                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_ticks::kernel      1868349152500     99.95%     99.95% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks::kernel      1868349163500     99.95%     99.95% # number of ticks spent at the given mode
 system.cpu0.kern.mode_ticks::user          1008627000      0.05%    100.00% # number of ticks spent at the given mode
 system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
 system.cpu0.kern.swap_context                    2744                       # number of times the context was actually changed
@@ -191,7 +191,7 @@ system.cpu0.num_fp_register_writes              98967                       # nu
 system.cpu0.num_mem_refs                     12536107                       # number of memory refs
 system.cpu0.num_load_insts                    7783754                       # Number of load instructions
 system.cpu0.num_store_insts                   4752353                       # Number of store instructions
-system.cpu0.num_idle_cycles              3689239788.666409                       # Number of idle cycles
+system.cpu0.num_idle_cycles              3689239810.666409                       # Number of idle cycles
 system.cpu0.num_busy_cycles              49482982.333591                       # Number of busy cycles
 system.cpu0.not_idle_fraction                0.013235                       # Percentage of non-idle cycles
 system.cpu0.idle_fraction                    0.986765                       # Percentage of idle cycles
@@ -231,13 +231,13 @@ system.cpu0.op_class::MemWrite                4758292      9.62%     98.63% # Cl
 system.cpu0.op_class::IprAccess                675558      1.37%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::total                  49485886                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          1781371                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          506.187328                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           10705763                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          1781883                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs             6.008118                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.replacements          1781367                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          506.187330                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           10705767                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          1781879                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs             6.008134                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         10840000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   506.187328                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   506.187330                       # Average occupied blocks per requestor
 system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988647                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.988647                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
@@ -245,32 +245,32 @@ system.cpu0.dcache.tags.age_task_id_blocks_1024::0          446
 system.cpu0.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         51822042                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        51822042                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data      6068881                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total        6068881                       # number of ReadReq hits
+system.cpu0.dcache.tags.tag_accesses         51822038                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        51822038                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data      6068885                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total        6068885                       # number of ReadReq hits
 system.cpu0.dcache.WriteReq_hits::cpu0.data      4360085                       # number of WriteReq hits
 system.cpu0.dcache.WriteReq_hits::total       4360085                       # number of WriteReq hits
 system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       127592                       # number of LoadLockedReq hits
 system.cpu0.dcache.LoadLockedReq_hits::total       127592                       # number of LoadLockedReq hits
 system.cpu0.dcache.StoreCondReq_hits::cpu0.data       132849                       # number of StoreCondReq hits
 system.cpu0.dcache.StoreCondReq_hits::total       132849                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     10428966                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        10428966                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     10428966                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       10428966                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data      1560069                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total      1560069                       # number of ReadReq misses
+system.cpu0.dcache.demand_hits::cpu0.data     10428970                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        10428970                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     10428970                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       10428970                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data      1560065                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total      1560065                       # number of ReadReq misses
 system.cpu0.dcache.WriteReq_misses::cpu0.data       236538                       # number of WriteReq misses
 system.cpu0.dcache.WriteReq_misses::total       236538                       # number of WriteReq misses
 system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        12626                       # number of LoadLockedReq misses
 system.cpu0.dcache.LoadLockedReq_misses::total        12626                       # number of LoadLockedReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu0.data         6921                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::total         6921                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      1796607                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       1796607                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      1796607                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      1796607                       # number of overall misses
+system.cpu0.dcache.demand_misses::cpu0.data      1796603                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       1796603                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      1796603                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      1796603                       # number of overall misses
 system.cpu0.dcache.ReadReq_accesses::cpu0.data      7628950                       # number of ReadReq accesses(hits+misses)
 system.cpu0.dcache.ReadReq_accesses::total      7628950                       # number of ReadReq accesses(hits+misses)
 system.cpu0.dcache.WriteReq_accesses::cpu0.data      4596623                       # number of WriteReq accesses(hits+misses)
@@ -301,8 +301,8 @@ system.cpu0.dcache.blocked::no_mshrs                0                       # nu
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       633127                       # number of writebacks
-system.cpu0.dcache.writebacks::total           633127                       # number of writebacks
+system.cpu0.dcache.writebacks::writebacks       633126                       # number of writebacks
+system.cpu0.dcache.writebacks::total           633126                       # number of writebacks
 system.cpu0.icache.tags.replacements           618292                       # number of replacements
 system.cpu0.icache.tags.tagsinuse          511.240644                       # Cycle average of tags in use
 system.cpu0.icache.tags.total_refs           48866947                       # Total number of references to valid blocks.
@@ -383,7 +383,7 @@ system.cpu1.itb.data_hits                           0                       # DT
 system.cpu1.itb.data_misses                         0                       # DTB misses
 system.cpu1.itb.data_acv                            0                       # DTB access violations
 system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.numCycles                      3738296587                       # number of cpu cycles simulated
+system.cpu1.numCycles                      3738296609                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
@@ -399,11 +399,11 @@ system.cpu1.kern.ipl_good::22                    1906      2.99%     51.49% # nu
 system.cpu1.kern.ipl_good::30                     616      0.97%     52.46% # number of times we switched to this ipl from a different ipl
 system.cpu1.kern.ipl_good::31                   30319     47.54%    100.00% # number of times we switched to this ipl from a different ipl
 system.cpu1.kern.ipl_good::total                63776                       # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_ticks::0            1856123490500     99.30%     99.30% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::0            1856123501500     99.30%     99.30% # number of cycles we spent at this ipl
 system.cpu1.kern.ipl_ticks::22               81958000      0.00%     99.31% # number of cycles we spent at this ipl
 system.cpu1.kern.ipl_ticks::30               70736500      0.00%     99.31% # number of cycles we spent at this ipl
 system.cpu1.kern.ipl_ticks::31            12870743500      0.69%    100.00% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::total        1869146928500                       # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::total        1869146939500                       # number of cycles we spent at this ipl
 system.cpu1.kern.ipl_used::0                 0.967808                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
@@ -457,7 +457,7 @@ system.cpu1.kern.mode_switch_good::idle      0.177356                       # fr
 system.cpu1.kern.mode_switch_good::total     0.358625                       # fraction of useful protection mode switches
 system.cpu1.kern.mode_ticks::kernel        5986368000      0.32%      0.32% # number of ticks spent at the given mode
 system.cpu1.kern.mode_ticks::user           456602000      0.02%      0.34% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks::idle        1862102404500     99.66%    100.00% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks::idle        1862102413500     99.66%    100.00% # number of ticks spent at the given mode
 system.cpu1.kern.swap_context                    2507                       # number of times the context was actually changed
 system.cpu1.committedInsts                   15522159                       # Number of instructions committed
 system.cpu1.committedOps                     15522159                       # Number of ops (including micro ops) committed
@@ -474,8 +474,8 @@ system.cpu1.num_fp_register_writes             104129                       # nu
 system.cpu1.num_mem_refs                      4961786                       # number of memory refs
 system.cpu1.num_load_insts                    2849090                       # Number of load instructions
 system.cpu1.num_store_insts                   2112696                       # Number of store instructions
-system.cpu1.num_idle_cycles              3722773649.474793                       # Number of idle cycles
-system.cpu1.num_busy_cycles              15522937.525207                       # Number of busy cycles
+system.cpu1.num_idle_cycles              3722773671.474783                       # Number of idle cycles
+system.cpu1.num_busy_cycles              15522937.525217                       # Number of busy cycles
 system.cpu1.not_idle_fraction                0.004152                       # Percentage of non-idle cycles
 system.cpu1.idle_fraction                    0.995848                       # Percentage of idle cycles
 system.cpu1.Branches                          2214163                       # Number of branches fetched
@@ -515,12 +515,12 @@ system.cpu1.op_class::IprAccess                423253      2.73%    100.00% # Cl
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::total                  15525875                       # Class of executed instruction
 system.cpu1.dcache.tags.replacements           201757                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          497.601960                       # Cycle average of tags in use
+system.cpu1.dcache.tags.tagsinuse          497.601962                       # Cycle average of tags in use
 system.cpu1.dcache.tags.total_refs            4718401                       # Total number of references to valid blocks.
 system.cpu1.dcache.tags.sampled_refs           202065                       # Sample count of references to valid blocks.
 system.cpu1.dcache.tags.avg_refs            23.350907                       # Average number of references to valid blocks.
 system.cpu1.dcache.tags.warmup_cycle      15869420000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   497.601960                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   497.601962                       # Average occupied blocks per requestor
 system.cpu1.dcache.tags.occ_percent::cpu1.data     0.971879                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_percent::total     0.971879                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
@@ -590,7 +590,7 @@ system.cpu1.icache.tags.tagsinuse          453.133719                       # Cy
 system.cpu1.icache.tags.total_refs           15144687                       # Total number of references to valid blocks.
 system.cpu1.icache.tags.sampled_refs           381159                       # Sample count of references to valid blocks.
 system.cpu1.icache.tags.avg_refs            39.733253                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     1859777157500                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.warmup_cycle     1859777195500                       # Cycle when the warmup percentage was hit.
 system.cpu1.icache.tags.occ_blocks::cpu1.inst   453.133719                       # Average occupied blocks per requestor
 system.cpu1.icache.tags.occ_percent::cpu1.inst     0.885027                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_percent::total     0.885027                       # Average percentage of cache occupancy
@@ -679,7 +679,7 @@ system.iocache.tags.tagsinuse                0.434096                       # Cy
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
 system.iocache.tags.sampled_refs                41715                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         1685787163517                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.warmup_cycle         1685787164517                       # Cycle when the warmup percentage was hit.
 system.iocache.tags.occ_blocks::tsunami.ide     0.434096                       # Average occupied blocks per requestor
 system.iocache.tags.occ_percent::tsunami.ide     0.027131                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::total       0.027131                       # Average percentage of cache occupancy
@@ -721,16 +721,16 @@ system.iocache.avg_blocked_cycles::no_targets          nan
 system.iocache.writebacks::writebacks           41520                       # number of writebacks
 system.iocache.writebacks::total                41520                       # number of writebacks
 system.l2c.tags.replacements                   999922                       # number of replacements
-system.l2c.tags.tagsinuse                65337.856722                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4259784                       # Total number of references to valid blocks.
+system.l2c.tags.tagsinuse                65337.856710                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4259780                       # Total number of references to valid blocks.
 system.l2c.tags.sampled_refs                  1064972                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     3.999902                       # Average number of references to valid blocks.
+system.l2c.tags.avg_refs                     3.999899                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                838081000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   55997.404251                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4860.296117                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     4190.275222                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      175.171528                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      114.709605                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::writebacks   55997.404382                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4860.296070                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     4190.275138                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      175.171519                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      114.709600                       # Average occupied blocks per requestor
 system.l2c.tags.occ_percent::writebacks      0.854453                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.inst       0.074162                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.data       0.063939                       # Average percentage of cache occupancy
@@ -744,37 +744,37 @@ system.l2c.tags.age_task_id_blocks_1024::2         6047                       #
 system.l2c.tags.age_task_id_blocks_1024::3         5933                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1024::4        49031                       # Occupied blocks per task id
 system.l2c.tags.occ_task_id_percent::1024     0.992584                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 46377222                       # Number of tag accesses
-system.l2c.tags.data_accesses                46377222                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       777663                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          777663                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks       721478                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total          721478                       # number of WritebackClean hits
+system.l2c.tags.tag_accesses                 46377199                       # Number of tag accesses
+system.l2c.tags.data_accesses                46377199                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       777662                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          777662                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks       721480                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total          721480                       # number of WritebackClean hits
 system.l2c.UpgradeReq_hits::cpu0.data             130                       # number of UpgradeReq hits
 system.l2c.UpgradeReq_hits::cpu1.data             604                       # number of UpgradeReq hits
 system.l2c.UpgradeReq_hits::total                 734                       # number of UpgradeReq hits
 system.l2c.SCUpgradeReq_hits::cpu0.data            44                       # number of SCUpgradeReq hits
 system.l2c.SCUpgradeReq_hits::cpu1.data            28                       # number of SCUpgradeReq hits
 system.l2c.SCUpgradeReq_hits::total                72                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           111475                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu0.data           111476                       # number of ReadExReq hits
 system.l2c.ReadExReq_hits::cpu1.data            56605                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               168080                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               168081                       # number of ReadExReq hits
 system.l2c.ReadCleanReq_hits::cpu0.inst        607070                       # number of ReadCleanReq hits
 system.l2c.ReadCleanReq_hits::cpu1.inst        379530                       # number of ReadCleanReq hits
 system.l2c.ReadCleanReq_hits::total            986600                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       626719                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       129011                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           755730                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       626716                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       129010                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           755726                       # number of ReadSharedReq hits
 system.l2c.demand_hits::cpu0.inst              607070                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              738194                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              738192                       # number of demand (read+write) hits
 system.l2c.demand_hits::cpu1.inst              379530                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              185616                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 1910410                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              185615                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 1910407                       # number of demand (read+write) hits
 system.l2c.overall_hits::cpu0.inst             607070                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             738194                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             738192                       # number of overall hits
 system.l2c.overall_hits::cpu1.inst             379530                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             185616                       # number of overall hits
-system.l2c.overall_hits::total                1910410                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             185615                       # number of overall hits
+system.l2c.overall_hits::total                1910407                       # number of overall hits
 system.l2c.UpgradeReq_misses::cpu0.data          2989                       # number of UpgradeReq misses
 system.l2c.UpgradeReq_misses::cpu1.data          2147                       # number of UpgradeReq misses
 system.l2c.UpgradeReq_misses::total              5136                       # number of UpgradeReq misses
@@ -800,57 +800,57 @@ system.l2c.overall_misses::cpu0.data          1040486                       # nu
 system.l2c.overall_misses::cpu1.inst             1658                       # number of overall misses
 system.l2c.overall_misses::cpu1.data            12101                       # number of overall misses
 system.l2c.overall_misses::total              1066093                       # number of overall misses
-system.l2c.WritebackDirty_accesses::writebacks       777663                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       777663                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks       721478                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total       721478                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks       777662                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       777662                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks       721480                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total       721480                       # number of WritebackClean accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::cpu0.data         3119                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::cpu1.data         2751                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::total            5870                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu0.data         1209                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data         1123                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::total          2332                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       225346                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       225347                       # number of ReadExReq accesses(hits+misses)
 system.l2c.ReadExReq_accesses::cpu1.data        67671                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           293017                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           293018                       # number of ReadExReq accesses(hits+misses)
 system.l2c.ReadCleanReq_accesses::cpu0.inst       618918                       # number of ReadCleanReq accesses(hits+misses)
 system.l2c.ReadCleanReq_accesses::cpu1.inst       381188                       # number of ReadCleanReq accesses(hits+misses)
 system.l2c.ReadCleanReq_accesses::total       1000106                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data      1553334                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       130046                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      1683380                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data      1553331                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       130045                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      1683376                       # number of ReadSharedReq accesses(hits+misses)
 system.l2c.demand_accesses::cpu0.inst          618918                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         1778680                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         1778678                       # number of demand (read+write) accesses
 system.l2c.demand_accesses::cpu1.inst          381188                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          197717                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2976503                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          197716                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2976500                       # number of demand (read+write) accesses
 system.l2c.overall_accesses::cpu0.inst         618918                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        1778680                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        1778678                       # number of overall (read+write) accesses
 system.l2c.overall_accesses::cpu1.inst         381188                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         197717                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2976503                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         197716                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2976500                       # number of overall (read+write) accesses
 system.l2c.UpgradeReq_miss_rate::cpu0.data     0.958320                       # miss rate for UpgradeReq accesses
 system.l2c.UpgradeReq_miss_rate::cpu1.data     0.780443                       # miss rate for UpgradeReq accesses
 system.l2c.UpgradeReq_miss_rate::total       0.874957                       # miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.963606                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.975067                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::total     0.969125                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.505316                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.505314                       # miss rate for ReadExReq accesses
 system.l2c.ReadExReq_miss_rate::cpu1.data     0.163526                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.426381                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.426380                       # miss rate for ReadExReq accesses
 system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.019143                       # miss rate for ReadCleanReq accesses
 system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.004350                       # miss rate for ReadCleanReq accesses
 system.l2c.ReadCleanReq_miss_rate::total     0.013505                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.596533                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.596534                       # miss rate for ReadSharedReq accesses
 system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.007959                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.551064                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.551065                       # miss rate for ReadSharedReq accesses
 system.l2c.demand_miss_rate::cpu0.inst       0.019143                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.584976                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.584977                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::cpu1.inst       0.004350                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::cpu1.data       0.061204                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::total           0.358170                       # miss rate for demand accesses
 system.l2c.overall_miss_rate::cpu0.inst      0.019143                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.584976                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.584977                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::cpu1.inst      0.004350                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::cpu1.data      0.061204                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::total          0.358170                       # miss rate for overall accesses
@@ -862,6 +862,12 @@ system.l2c.avg_blocked_cycles::no_mshrs           nan                       # av
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.l2c.writebacks::writebacks               80923                       # number of writebacks
 system.l2c.writebacks::total                    80923                       # number of writebacks
+system.membus.snoop_filter.tot_requests       2182334                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests      1076327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          430                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq                7449                       # Transaction distribution
 system.membus.trans_dist::ReadResp             948784                       # Transaction distribution
 system.membus.trans_dist::WriteReq              14588                       # Transaction distribution
@@ -871,17 +877,17 @@ system.membus.trans_dist::CleanEvict           918012                       # Tr
 system.membus.trans_dist::UpgradeReq            19594                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeReq          14154                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp            8111                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            125245                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            125244                       # Transaction distribution
 system.membus.trans_dist::ReadExResp           124222                       # Transaction distribution
 system.membus.trans_dist::ReadSharedReq        941335                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         41552                       # Transaction distribution
 system.membus.trans_dist::InvalidateResp        41552                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        44074                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3172394                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      3216468                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      3172393                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      3216467                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       125161                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::total       125161                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                3341629                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                3341628                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        86162                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     73363264                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::total     73449426                       # Cumulative packet size per connected master and slave (bytes)
@@ -889,61 +895,61 @@ system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2668736
 system.membus.pkt_size_system.iocache.mem_side::total      2668736                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size::total                76118162                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples           2204372                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.snoop_fanout::samples           2204371                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.000517                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.022725                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                 2204372    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                 2203232     99.95%     99.95% # Request fanout histogram
+system.membus.snoop_fanout::1                    1139      0.05%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total             2204372                       # Request fanout histogram
-system.toL2Bus.snoop_filter.tot_requests      6035855                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      3018704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       374458                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_fanout::total             2204371                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests      6035847                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      3018700                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       374456                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.toL2Bus.snoop_filter.tot_snoops           1611                       # Total number of snoops made to the snoop filter.
 system.toL2Bus.snoop_filter.hit_single_snoops         1521                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops           90                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.toL2Bus.trans_dist::ReadReq               7449                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2732156                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2732152                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             14588                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            14588                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       777663                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       777662                       # Transaction distribution
 system.toL2Bus.trans_dist::WritebackClean       998939                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict         1205465                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict         1205462                       # Transaction distribution
 system.toL2Bus.trans_dist::UpgradeReq           19613                       # Transaction distribution
 system.toL2Bus.trans_dist::SCUpgradeReq         14226                       # Transaction distribution
 system.toL2Bus.trans_dist::UpgradeResp          33839                       # Transaction distribution
 system.toL2Bus.trans_dist::ReadExReq           295242                       # Transaction distribution
 system.toL2Bus.trans_dist::ReadExResp          295242                       # Transaction distribution
 system.toL2Bus.trans_dist::ReadCleanReq       1000127                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      1724580                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      1724576                       # Transaction distribution
 system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      1856170                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      5450139                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      5450127                       # Packet count per connected master and slave (bytes)
 system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side      1143023                       # Packet count per connected master and slave (bytes)
 system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       684385                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               9133717                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               9133705                       # Packet count per connected master and slave (bytes)
 system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side     79182784                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    155766779                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    155766459                       # Cumulative packet size per connected master and slave (bytes)
 system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     48757440                       # Cumulative packet size per connected master and slave (bytes)
 system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side     23358423                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              307065426                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                         1083516                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          7141244                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.105534                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.307488                       # Request fanout histogram
+system.toL2Bus.pkt_size::total              307065106                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                         1000943                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          7058663                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.106768                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.309067                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                6388144     89.45%     89.45% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 752560     10.54%     99.99% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                6305567     89.33%     89.33% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 752556     10.66%     99.99% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                    538      0.01%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            7141244                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::total            7058663                       # Request fanout histogram
 system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
 system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
 system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
index 84bdf9ee5..1cd81f116 100644
--- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  1.829332                       # Nu
 sim_ticks                                1829331993500                       # Number of ticks simulated
 final_tick                               1829331993500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1840131                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1840130                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            56067507873                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 330836                       # Number of bytes of host memory used
-host_seconds                                    32.63                       # Real time elapsed on the host
+host_inst_rate                                1838030                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1838029                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            56003449171                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 325188                       # Number of bytes of host memory used
+host_seconds                                    32.66                       # Real time elapsed on the host
 sim_insts                                    60038469                       # Number of instructions simulated
 sim_ops                                      60038469                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt
index e58364a4b..d99331f2d 100644
--- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt
@@ -1,117 +1,117 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  1.982593                       # Number of seconds simulated
-sim_ticks                                1982592736000                       # Number of ticks simulated
-final_tick                               1982592736000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  1.963613                       # Number of seconds simulated
+sim_ticks                                1963612574000                       # Number of ticks simulated
+final_tick                               1963612574000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1178528                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1178528                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            38301918928                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 332884                       # Number of bytes of host memory used
-host_seconds                                    51.76                       # Real time elapsed on the host
-sim_insts                                    61003209                       # Number of instructions simulated
-sim_ops                                      61003209                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 993881                       # Simulator instruction rate (inst/s)
+host_op_rate                                   993880                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            32036346352                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 331076                       # Number of bytes of host memory used
+host_seconds                                    61.29                       # Real time elapsed on the host
+sim_insts                                    60918165                       # Number of instructions simulated
+sim_ops                                      60918165                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst           800192                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data         24686016                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst            59328                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           523328                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           830784                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data         24731648                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst            28416                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           436224                       # Number of bytes read from this memory
 system.physmem.bytes_read::tsunami.ide            960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             26069824                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       800192                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst        59328                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          859520                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7739392                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7739392                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.inst             12503                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            385719                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst               927                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data              8177                       # Number of read requests responded to by this memory
+system.physmem.bytes_read::total             26028032                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       830784                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst        28416                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total          859200                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      7709248                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           7709248                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.inst             12981                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            386432                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst               444                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data              6816                       # Number of read requests responded to by this memory
 system.physmem.num_reads::tsunami.ide              15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                407341                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          120928                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               120928                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.inst              403609                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            12451380                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               29924                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              263961                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::tsunami.ide               484                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                13149359                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         403609                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          29924                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             433533                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3903672                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3903672                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3903672                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             403609                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           12451380                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              29924                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             263961                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::tsunami.ide              484                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               17053031                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        407341                       # Number of read requests accepted
-system.physmem.writeReqs                       120928                       # Number of write requests accepted
-system.physmem.readBursts                      407341                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     120928                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 26061824                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      8000                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7737600                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  26069824                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7739392                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      125                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.num_reads::total                406688                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          120457                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               120457                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.inst              423090                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data            12594973                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               14471                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              222154                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide               489                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                13255177                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         423090                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          14471                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             437561                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3926053                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                3926053                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3926053                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             423090                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data           12594973                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              14471                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             222154                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide              489                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total               17181230                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        406688                       # Number of read requests accepted
+system.physmem.writeReqs                       120457                       # Number of write requests accepted
+system.physmem.readBursts                      406688                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     120457                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 26019904                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      8128                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   7707200                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  26028032                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                7709248                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      127                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               25226                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               25379                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               25423                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               24855                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               25157                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               25423                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               25497                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               25338                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               25239                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               25589                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              25733                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              25917                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              25947                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              25572                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              25277                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              25644                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7850                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7778                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                7471                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                6886                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7104                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7345                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                7431                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7144                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7161                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7315                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               7729                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               8150                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               8256                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7924                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7541                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7815                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               25130                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               25381                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               25483                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               24909                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               25165                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               25252                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               25797                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               25541                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               25672                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               25333                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              25279                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              25593                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              25647                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              25645                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              25712                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              25022                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                7825                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                7603                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                7492                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                6933                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                7149                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                7135                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                7628                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                7255                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                7538                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                7229                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               7235                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               7425                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               7840                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               8302                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               8309                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               7527                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           9                       # Number of times write queue was full causing retry
-system.physmem.totGap                    1982585344500                       # Total gap between requests
+system.physmem.numWrRetry                          17                       # Number of times write queue was full causing retry
+system.physmem.totGap                    1963565980500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  407341                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  406688                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 120928                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    407136                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 120457                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    406481                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::1                        67                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::2                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::3                         1                       # What read queue length does an incoming req see
@@ -158,176 +158,179 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     1897                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3334                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     7397                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     6003                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     7055                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6118                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     5968                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     6500                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7074                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     6606                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     8565                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     8947                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     7614                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     7997                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     7153                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     7369                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     6045                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     5661                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                      167                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      144                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      107                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      104                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      154                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                       92                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                       94                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      101                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      135                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      161                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      195                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      158                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      167                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      200                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      133                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                      203                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      138                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                      140                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      130                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                      100                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                      103                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                      102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       86                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       66                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       80                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       71                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       87                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       45                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       31                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       25                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        67562                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      500.272698                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     302.933598                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     404.928891                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          16219     24.01%     24.01% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        12429     18.40%     42.40% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5206      7.71%     50.11% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3267      4.84%     54.94% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2499      3.70%     58.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         4251      6.29%     64.93% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1505      2.23%     67.16% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         2122      3.14%     70.30% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151        20064     29.70%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          67562                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5401                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        75.393816                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev     2870.561720                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-8191           5398     99.94%     99.94% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::15                     1864                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     3207                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     5887                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     6006                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     6734                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     6782                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     7812                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     9118                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     7274                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8021                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     8672                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     7905                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     7057                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     7090                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     6181                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     5787                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     5675                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     5594                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      147                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      185                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      128                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      129                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                       80                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                       99                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      103                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                       95                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                       88                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      126                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      157                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      224                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      150                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      165                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      152                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      172                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      147                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      178                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      114                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                      134                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                      141                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                      148                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                      129                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                      100                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       64                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                      120                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       84                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       65                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       59                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       38                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       55                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        66393                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      507.991867                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     305.024910                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     413.812380                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          15899     23.95%     23.95% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        12177     18.34%     42.29% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         5415      8.16%     50.44% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3379      5.09%     55.53% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2311      3.48%     59.01% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         2006      3.02%     62.04% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         1513      2.28%     64.31% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         1280      1.93%     66.24% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151        22413     33.76%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          66393                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          5392                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        75.397255                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev     2872.179140                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-8191           5389     99.94%     99.94% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::40960-49151            1      0.02%     99.96% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::57344-65535            1      0.02%     99.98% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::196608-204799            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5401                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5401                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        22.384744                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       19.196926                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       20.269218                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-23            4796     88.80%     88.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-31              29      0.54%     89.34% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-39              16      0.30%     89.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-47              48      0.89%     90.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-55             211      3.91%     94.43% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-63              14      0.26%     94.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-71              16      0.30%     94.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-79              27      0.50%     95.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-87             197      3.65%     99.13% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-95               3      0.06%     99.19% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::96-103              2      0.04%     99.22% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::104-111             4      0.07%     99.30% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-135             6      0.11%     99.41% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-143             3      0.06%     99.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-151             1      0.02%     99.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-167             3      0.06%     99.54% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::168-175             4      0.07%     99.61% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-183             5      0.09%     99.70% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::192-199             2      0.04%     99.74% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::208-215             9      0.17%     99.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::216-223             1      0.02%     99.93% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::232-239             1      0.02%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::256-263             3      0.06%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5401                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     2785960750                       # Total ticks spent queuing
-system.physmem.totMemAccLat               10421260750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                   2036080000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        6841.48                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total            5392                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          5392                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        22.334013                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.995867                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       21.838616                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-23            4788     88.80%     88.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-31              33      0.61%     89.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-39             252      4.67%     94.08% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-47              18      0.33%     94.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-55               6      0.11%     94.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-63              13      0.24%     94.77% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-71              10      0.19%     94.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-79               1      0.02%     94.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-87              18      0.33%     95.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-95              18      0.33%     95.64% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-103            190      3.52%     99.17% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-111             3      0.06%     99.22% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-119             1      0.02%     99.24% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-127             7      0.13%     99.37% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-135             1      0.02%     99.39% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-143             1      0.02%     99.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-151             1      0.02%     99.43% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-159             2      0.04%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-167             1      0.02%     99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::168-175             6      0.11%     99.59% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-183             2      0.04%     99.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::184-191             2      0.04%     99.67% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::192-199             3      0.06%     99.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::208-215             1      0.02%     99.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::224-231            13      0.24%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::256-263             1      0.02%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            5392                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     2148968000                       # Total ticks spent queuing
+system.physmem.totMemAccLat                9771986750                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                   2032805000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                        5285.72                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  25591.48                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                          13.15                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           3.90                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                       13.15                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        3.90                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  24035.72                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                          13.25                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           3.93                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                       13.26                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        3.93                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.13                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.10                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.03                       # Data bus utilization in percentage for writes
 system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.35                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     363789                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     96765                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   89.34                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  80.02                       # Row buffer hit rate for writes
-system.physmem.avgGap                      3752984.45                       # Average gap between requests
-system.physmem.pageHitRate                      87.20                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  243704160                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  132973500                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                1577924400                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                382378320                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           129493107120                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            72905362650                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1125601770750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1330337220900                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              671.009839                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   1872255893500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     66203020000                       # Time in different power states
+system.physmem.avgWrQLen                        24.84                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     364299                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     96294                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   89.61                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  79.94                       # Row buffer hit rate for writes
+system.physmem.avgGap                      3724906.77                       # Average gap between requests
+system.physmem.pageHitRate                      87.40                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  248179680                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  135415500                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                1580732400                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                382449600                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           128253237840                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            66024340605                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1120248020250                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1316872375875                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              670.639531                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   1863393486000                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     65569140000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     44130839000                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     34644235250                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  267064560                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  145719750                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                1598360400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                401053680                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           129493107120                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            73884851505                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1124742561750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1330532718765                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              671.108451                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   1870830292750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     66203020000                       # Time in different power states
+system.physmem_1.actEnergy                  253751400                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  138455625                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                1590443400                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                397904400                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           128253237840                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            66573650745                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1119766169250                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1316973612660                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              670.691088                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   1862592163500                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     65569140000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     45556426000                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     35445557750                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.cpu_clk_domain.clock                       500                       # Clock period in ticks
 system.cpu0.dtb.fetch_hits                          0                       # ITB hits
 system.cpu0.dtb.fetch_misses                        0                       # ITB misses
 system.cpu0.dtb.fetch_acv                           0                       # ITB acv
 system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.read_hits                     7416468                       # DTB read hits
-system.cpu0.dtb.read_misses                      7442                       # DTB read misses
+system.cpu0.dtb.read_hits                     7494168                       # DTB read hits
+system.cpu0.dtb.read_misses                      7443                       # DTB read misses
 system.cpu0.dtb.read_acv                          210                       # DTB read access violations
-system.cpu0.dtb.read_accesses                  490672                       # DTB read accesses
-system.cpu0.dtb.write_hits                    5004426                       # DTB write hits
-system.cpu0.dtb.write_misses                      812                       # DTB write misses
+system.cpu0.dtb.read_accesses                  490673                       # DTB read accesses
+system.cpu0.dtb.write_hits                    5065702                       # DTB write hits
+system.cpu0.dtb.write_misses                      813                       # DTB write misses
 system.cpu0.dtb.write_acv                         134                       # DTB write access violations
-system.cpu0.dtb.write_accesses                 187451                       # DTB write accesses
-system.cpu0.dtb.data_hits                    12420894                       # DTB hits
-system.cpu0.dtb.data_misses                      8254                       # DTB misses
+system.cpu0.dtb.write_accesses                 187452                       # DTB write accesses
+system.cpu0.dtb.data_hits                    12559870                       # DTB hits
+system.cpu0.dtb.data_misses                      8256                       # DTB misses
 system.cpu0.dtb.data_acv                          344                       # DTB access violations
-system.cpu0.dtb.data_accesses                  678123                       # DTB accesses
-system.cpu0.itb.fetch_hits                    3482357                       # ITB hits
+system.cpu0.dtb.data_accesses                  678125                       # DTB accesses
+system.cpu0.itb.fetch_hits                    3501177                       # ITB hits
 system.cpu0.itb.fetch_misses                     3871                       # ITB misses
 system.cpu0.itb.fetch_acv                         184                       # ITB acv
-system.cpu0.itb.fetch_accesses                3486228                       # ITB accesses
+system.cpu0.itb.fetch_accesses                3505048                       # ITB accesses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.read_acv                            0                       # DTB read access violations
@@ -340,36 +343,36 @@ system.cpu0.itb.data_hits                           0                       # DT
 system.cpu0.itb.data_misses                         0                       # DTB misses
 system.cpu0.itb.data_acv                            0                       # DTB access violations
 system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.numCycles                      3964851876                       # number of cpu cycles simulated
+system.cpu0.numCycles                      3925790590                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    6803                       # number of quiesce instructions executed
-system.cpu0.kern.inst.hwrei                    162795                       # number of hwrei instructions executed
-system.cpu0.kern.ipl_count::0                   55926     40.12%     40.12% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::21                    133      0.10%     40.21% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::22                   1977      1.42%     41.63% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::30                    435      0.31%     41.94% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::31                  80935     58.06%    100.00% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count::total              139406                       # number of times we switched to this ipl
-system.cpu0.kern.ipl_good::0                    55417     49.07%     49.07% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::21                     133      0.12%     49.18% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::22                    1977      1.75%     50.93% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::30                     435      0.39%     51.32% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::31                   54983     48.68%    100.00% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good::total               112945                       # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_ticks::0            1904797058500     96.08%     96.08% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::21               94101500      0.00%     96.09% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::22              790644500      0.04%     96.13% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::30              326474000      0.02%     96.15% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::31            76417629500      3.85%    100.00% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks::total        1982425908000                       # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_used::0                 0.990899                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.inst.quiesce                    6796                       # number of quiesce instructions executed
+system.cpu0.kern.inst.hwrei                    164911                       # number of hwrei instructions executed
+system.cpu0.kern.ipl_count::0                   56822     40.19%     40.19% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::21                    131      0.09%     40.28% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::22                   1974      1.40%     41.68% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::30                    422      0.30%     41.97% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::31                  82045     58.03%    100.00% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count::total              141394                       # number of times we switched to this ipl
+system.cpu0.kern.ipl_good::0                    56288     49.08%     49.08% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::21                     131      0.11%     49.20% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::22                    1974      1.72%     50.92% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::30                     422      0.37%     51.29% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::31                   55866     48.71%    100.00% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good::total               114681                       # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_ticks::0            1901241129000     96.86%     96.86% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::21               93739000      0.00%     96.86% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::22              789776000      0.04%     96.90% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::30              316619500      0.02%     96.92% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::31            60454001500      3.08%    100.00% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks::total        1962895265000                       # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_used::0                 0.990602                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::31                0.679348                       # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used::total             0.810188                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::31                0.680919                       # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::total             0.811074                       # fraction of swpipl calls that actually changed the ipl
 system.cpu0.kern.syscall::2                         8      3.60%      3.60% # number of syscalls executed
 system.cpu0.kern.syscall::3                        19      8.56%     12.16% # number of syscalls executed
 system.cpu0.kern.syscall::4                         4      1.80%     13.96% # number of syscalls executed
@@ -401,352 +404,352 @@ system.cpu0.kern.syscall::144                       2      0.90%     99.10% # nu
 system.cpu0.kern.syscall::147                       2      0.90%    100.00% # number of syscalls executed
 system.cpu0.kern.syscall::total                   222                       # number of syscalls executed
 system.cpu0.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
-system.cpu0.kern.callpal::wripir                  524      0.36%      0.36% # number of callpals executed
-system.cpu0.kern.callpal::wrmces                    1      0.00%      0.36% # number of callpals executed
-system.cpu0.kern.callpal::wrfen                     1      0.00%      0.36% # number of callpals executed
-system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.36% # number of callpals executed
-system.cpu0.kern.callpal::swpctx                 3024      2.05%      2.41% # number of callpals executed
-system.cpu0.kern.callpal::tbi                      51      0.03%      2.44% # number of callpals executed
-system.cpu0.kern.callpal::wrent                     7      0.00%      2.45% # number of callpals executed
-system.cpu0.kern.callpal::swpipl               132536     89.80%     92.24% # number of callpals executed
-system.cpu0.kern.callpal::rdps                   6593      4.47%     96.71% # number of callpals executed
-system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.71% # number of callpals executed
-system.cpu0.kern.callpal::wrusp                     3      0.00%     96.71% # number of callpals executed
-system.cpu0.kern.callpal::rdusp                     9      0.01%     96.72% # number of callpals executed
-system.cpu0.kern.callpal::whami                     2      0.00%     96.72% # number of callpals executed
-system.cpu0.kern.callpal::rti                    4325      2.93%     99.65% # number of callpals executed
-system.cpu0.kern.callpal::callsys                 381      0.26%     99.91% # number of callpals executed
+system.cpu0.kern.callpal::wripir                  504      0.34%      0.34% # number of callpals executed
+system.cpu0.kern.callpal::wrmces                    1      0.00%      0.34% # number of callpals executed
+system.cpu0.kern.callpal::wrfen                     1      0.00%      0.34% # number of callpals executed
+system.cpu0.kern.callpal::wrvptptr                  1      0.00%      0.34% # number of callpals executed
+system.cpu0.kern.callpal::swpctx                 3063      2.05%      2.39% # number of callpals executed
+system.cpu0.kern.callpal::tbi                      51      0.03%      2.42% # number of callpals executed
+system.cpu0.kern.callpal::wrent                     7      0.00%      2.42% # number of callpals executed
+system.cpu0.kern.callpal::swpipl               134533     89.85%     92.28% # number of callpals executed
+system.cpu0.kern.callpal::rdps                   6700      4.47%     96.75% # number of callpals executed
+system.cpu0.kern.callpal::wrkgp                     1      0.00%     96.75% # number of callpals executed
+system.cpu0.kern.callpal::wrusp                     3      0.00%     96.75% # number of callpals executed
+system.cpu0.kern.callpal::rdusp                     9      0.01%     96.76% # number of callpals executed
+system.cpu0.kern.callpal::whami                     2      0.00%     96.76% # number of callpals executed
+system.cpu0.kern.callpal::rti                    4333      2.89%     99.65% # number of callpals executed
+system.cpu0.kern.callpal::callsys                 381      0.25%     99.91% # number of callpals executed
 system.cpu0.kern.callpal::imb                     136      0.09%    100.00% # number of callpals executed
-system.cpu0.kern.callpal::total                147596                       # number of callpals executed
-system.cpu0.kern.mode_switch::kernel             6863                       # number of protection mode switches
-system.cpu0.kern.mode_switch::user               1283                       # number of protection mode switches
+system.cpu0.kern.callpal::total                149727                       # number of callpals executed
+system.cpu0.kern.mode_switch::kernel             6886                       # number of protection mode switches
+system.cpu0.kern.mode_switch::user               1282                       # number of protection mode switches
 system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
-system.cpu0.kern.mode_good::kernel               1283                      
-system.cpu0.kern.mode_good::user                 1283                      
+system.cpu0.kern.mode_good::kernel               1282                      
+system.cpu0.kern.mode_good::user                 1282                      
 system.cpu0.kern.mode_good::idle                    0                      
-system.cpu0.kern.mode_switch_good::kernel     0.186944                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::kernel     0.186175                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
 system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::total     0.315001                       # fraction of useful protection mode switches
-system.cpu0.kern.mode_ticks::kernel      1977682468000     99.80%     99.80% # number of ticks spent at the given mode
-system.cpu0.kern.mode_ticks::user          3900182500      0.20%    100.00% # number of ticks spent at the given mode
+system.cpu0.kern.mode_switch_good::total     0.313908                       # fraction of useful protection mode switches
+system.cpu0.kern.mode_ticks::kernel      1959142459500     99.82%     99.82% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks::user          3540793500      0.18%    100.00% # number of ticks spent at the given mode
 system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
-system.cpu0.kern.swap_context                    3025                       # number of times the context was actually changed
-system.cpu0.committedInsts                   47316464                       # Number of instructions committed
-system.cpu0.committedOps                     47316464                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses             43886764                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                206939                       # Number of float alu accesses
-system.cpu0.num_func_calls                    1185664                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts      5565449                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                    43886764                       # number of integer instructions
-system.cpu0.num_fp_insts                       206939                       # number of float instructions
-system.cpu0.num_int_register_reads           60334858                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          32718698                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads              100516                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes             102286                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                     12460790                       # number of memory refs
-system.cpu0.num_load_insts                    7443408                       # Number of load instructions
-system.cpu0.num_store_insts                   5017382                       # Number of store instructions
-system.cpu0.num_idle_cycles              3699967048.966084                       # Number of idle cycles
-system.cpu0.num_busy_cycles              264884827.033916                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.066808                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.933192                       # Percentage of idle cycles
-system.cpu0.Branches                          7133745                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass              2703031      5.71%      5.71% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 31175440     65.88%     71.59% # Class of executed instruction
-system.cpu0.op_class::IntMult                   51698      0.11%     71.70% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     71.70% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                  25566      0.05%     71.75% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                   1656      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.75% # Class of executed instruction
-system.cpu0.op_class::MemRead                 7616501     16.09%     87.85% # Class of executed instruction
-system.cpu0.op_class::MemWrite                5023484     10.61%     98.46% # Class of executed instruction
-system.cpu0.op_class::IprAccess                727686      1.54%    100.00% # Class of executed instruction
+system.cpu0.kern.swap_context                    3064                       # number of times the context was actually changed
+system.cpu0.committedInsts                   47755591                       # Number of instructions committed
+system.cpu0.committedOps                     47755591                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses             44289668                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                210363                       # Number of float alu accesses
+system.cpu0.num_func_calls                    1202061                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts      5613734                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                    44289668                       # number of integer instructions
+system.cpu0.num_fp_insts                       210363                       # number of float instructions
+system.cpu0.num_int_register_reads           60881629                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          33006420                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads              102169                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes             104020                       # number of times the floating registers were written
+system.cpu0.num_mem_refs                     12600044                       # number of memory refs
+system.cpu0.num_load_insts                    7521304                       # Number of load instructions
+system.cpu0.num_store_insts                   5078740                       # Number of store instructions
+system.cpu0.num_idle_cycles              3699854946.150013                       # Number of idle cycles
+system.cpu0.num_busy_cycles              225935643.849987                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.057552                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.942448                       # Percentage of idle cycles
+system.cpu0.Branches                          7206590                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass              2726655      5.71%      5.71% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 31439878     65.82%     71.53% # Class of executed instruction
+system.cpu0.op_class::IntMult                   52896      0.11%     71.64% # Class of executed instruction
+system.cpu0.op_class::IntDiv                        0      0.00%     71.64% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                  25705      0.05%     71.70% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                   1656      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc                 0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.70% # Class of executed instruction
+system.cpu0.op_class::MemRead                 7696642     16.11%     87.81% # Class of executed instruction
+system.cpu0.op_class::MemWrite                5084839     10.65%     98.46% # Class of executed instruction
+system.cpu0.op_class::IprAccess                735920      1.54%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                  47325062                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements          1172723                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          505.333527                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           11236927                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs          1173142                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs             9.578488                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle        144706500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   505.333527                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.986980                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.986980                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          419                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::3          371                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         50908342                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        50908342                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data      6342787                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total        6342787                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      4601077                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total       4601077                       # number of WriteReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       138129                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       138129                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       145434                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       145434                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     10943864                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        10943864                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     10943864                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       10943864                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       934179                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       934179                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       249076                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       249076                       # number of WriteReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13578                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        13578                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data         5739                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total         5739                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data      1183255                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total       1183255                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data      1183255                       # number of overall misses
-system.cpu0.dcache.overall_misses::total      1183255                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  42885164500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total  42885164500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  16793601000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  16793601000                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    151515500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    151515500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     94785500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total     94785500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data  59678765500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  59678765500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data  59678765500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  59678765500                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data      7276966                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total      7276966                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      4850153                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total      4850153                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       151707                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       151707                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       151173                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       151173                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     12127119                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     12127119                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     12127119                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     12127119                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.128375                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.128375                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.051354                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.051354                       # miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.089501                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.089501                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037963                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037963                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.097571                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.097571                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.097571                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.097571                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 45906.795700                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 45906.795700                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 67423.601632                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 67423.601632                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11158.896745                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11158.896745                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 16516.030667                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 16516.030667                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50436.098305                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 50436.098305                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50436.098305                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 50436.098305                       # average overall miss latency
+system.cpu0.op_class::total                  47764191                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements          1179864                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          505.229406                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           11369687                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs          1180280                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs             9.633042                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle        114940500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   505.229406                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.986776                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.986776                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2          369                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses         51471495                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        51471495                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data      6411173                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total        6411173                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      4657733                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total       4657733                       # number of WriteReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       143918                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       143918                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       147952                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       147952                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     11068906                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        11068906                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     11068906                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       11068906                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       937797                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       937797                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       251494                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       251494                       # number of WriteReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        13653                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        13653                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data         5444                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total         5444                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data      1189291                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total       1189291                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data      1189291                       # number of overall misses
+system.cpu0.dcache.overall_misses::total      1189291                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  29158420500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total  29158420500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  10960256500                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  10960256500                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    150265500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    150265500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     47401000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total     47401000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  40118677000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  40118677000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  40118677000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  40118677000                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data      7348970                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total      7348970                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      4909227                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total      4909227                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       157571                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       157571                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       153396                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       153396                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     12258197                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     12258197                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     12258197                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     12258197                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.127609                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.127609                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.051229                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.051229                       # miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.086647                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.086647                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.035490                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.035490                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.097020                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.097020                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.097020                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.097020                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31092.465107                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 31092.465107                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 43580.588404                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 43580.588404                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11006.042628                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11006.042628                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  8707.016899                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8707.016899                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33733.272176                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 33733.272176                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33733.272176                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 33733.272176                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       672790                       # number of writebacks
-system.cpu0.dcache.writebacks::total           672790                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       934179                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       934179                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       249076                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       249076                       # number of WriteReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        13578                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total        13578                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         5739                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total         5739                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data      1183255                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total      1183255                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data      1183255                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total      1183255                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         7083                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7083                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        10783                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        10783                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        17866                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        17866                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  41950985500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total  41950985500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  16544525000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16544525000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    137937500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    137937500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     89046500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     89046500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  58495510500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  58495510500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  58495510500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  58495510500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1566902000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1566902000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1566902000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1566902000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.128375                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.128375                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.051354                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051354                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.089501                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.089501                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037963                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037963                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.097571                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.097571                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.097571                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.097571                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 44906.795700                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 44906.795700                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 66423.601632                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66423.601632                       # average WriteReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10158.896745                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10158.896745                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 15516.030667                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 15516.030667                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49436.098305                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49436.098305                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49436.098305                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49436.098305                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 221220.104476                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221220.104476                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 87703.011306                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 87703.011306                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements           686545                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          506.490868                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           46637883                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs           687057                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            67.880661                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      58998281500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   506.490868                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.989240                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.989240                       # Average percentage of cache occupancy
+system.cpu0.dcache.writebacks::writebacks       678308                       # number of writebacks
+system.cpu0.dcache.writebacks::total           678308                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       937797                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       937797                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       251494                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       251494                       # number of WriteReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data        13653                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total        13653                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         5444                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total         5444                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data      1189291                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total      1189291                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data      1189291                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total      1189291                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data         7110                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total         7110                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        10837                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        10837                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        17947                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        17947                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  28220623500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total  28220623500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  10708762500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  10708762500                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    136612500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    136612500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     41957000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     41957000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  38929386000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  38929386000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  38929386000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  38929386000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   1578468500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   1578468500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   1578468500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1578468500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.127609                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.127609                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.051229                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051229                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.086647                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.086647                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.035490                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035490                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.097020                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.097020                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.097020                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.097020                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 30092.465107                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30092.465107                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 42580.588404                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 42580.588404                       # average WriteReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 10006.042628                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10006.042628                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  7707.016899                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7707.016899                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32733.272176                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32733.272176                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32733.272176                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32733.272176                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 222006.821378                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 222006.821378                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 87951.663231                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 87951.663231                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements           698162                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          508.148952                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs           47065399                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs           698674                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            67.363891                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      42439448500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   508.148952                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.992478                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.992478                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3          417                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3          161                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses         48012241                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses        48012241                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     46637883                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       46637883                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     46637883                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        46637883                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     46637883                       # number of overall hits
-system.cpu0.icache.overall_hits::total       46637883                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       687179                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total       687179                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       687179                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total        687179                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       687179                       # number of overall misses
-system.cpu0.icache.overall_misses::total       687179                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  10623000500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  10623000500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  10623000500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  10623000500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  10623000500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  10623000500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     47325062                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     47325062                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     47325062                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     47325062                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     47325062                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     47325062                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014520                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.014520                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014520                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.014520                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014520                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.014520                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15458.854971                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 15458.854971                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15458.854971                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 15458.854971                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15458.854971                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 15458.854971                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses         48462983                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses        48462983                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     47065399                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       47065399                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     47065399                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        47065399                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     47065399                       # number of overall hits
+system.cpu0.icache.overall_hits::total       47065399                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       698792                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total       698792                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       698792                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total        698792                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       698792                       # number of overall misses
+system.cpu0.icache.overall_misses::total       698792                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  10197257500                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  10197257500                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  10197257500                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  10197257500                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  10197257500                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  10197257500                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     47764191                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     47764191                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     47764191                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     47764191                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     47764191                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     47764191                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014630                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.014630                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014630                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.014630                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014630                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.014630                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14592.693534                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 14592.693534                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14592.693534                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 14592.693534                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14592.693534                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 14592.693534                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks       686545                       # number of writebacks
-system.cpu0.icache.writebacks::total           686545                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       687179                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total       687179                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst       687179                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total       687179                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst       687179                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total       687179                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   9935821500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total   9935821500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   9935821500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total   9935821500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   9935821500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total   9935821500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014520                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014520                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014520                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.014520                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014520                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.014520                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 14458.854971                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14458.854971                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 14458.854971                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 14458.854971                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 14458.854971                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 14458.854971                       # average overall mshr miss latency
+system.cpu0.icache.writebacks::writebacks       698162                       # number of writebacks
+system.cpu0.icache.writebacks::total           698162                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       698792                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total       698792                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst       698792                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total       698792                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst       698792                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total       698792                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst   9498465500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total   9498465500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst   9498465500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total   9498465500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst   9498465500                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total   9498465500                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014630                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014630                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014630                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.014630                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014630                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.014630                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13592.693534                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13592.693534                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13592.693534                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 13592.693534                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13592.693534                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 13592.693534                       # average overall mshr miss latency
 system.cpu1.dtb.fetch_hits                          0                       # ITB hits
 system.cpu1.dtb.fetch_misses                        0                       # ITB misses
 system.cpu1.dtb.fetch_acv                           0                       # ITB acv
 system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.read_hits                     2511191                       # DTB read hits
-system.cpu1.dtb.read_misses                      2993                       # DTB read misses
+system.cpu1.dtb.read_hits                     2421538                       # DTB read hits
+system.cpu1.dtb.read_misses                      2992                       # DTB read misses
 system.cpu1.dtb.read_acv                            0                       # DTB read access violations
-system.cpu1.dtb.read_accesses                  239364                       # DTB read accesses
-system.cpu1.dtb.write_hits                    1830032                       # DTB write hits
-system.cpu1.dtb.write_misses                      342                       # DTB write misses
+system.cpu1.dtb.read_accesses                  239363                       # DTB read accesses
+system.cpu1.dtb.write_hits                    1759460                       # DTB write hits
+system.cpu1.dtb.write_misses                      341                       # DTB write misses
 system.cpu1.dtb.write_acv                          29                       # DTB write access violations
-system.cpu1.dtb.write_accesses                 105248                       # DTB write accesses
-system.cpu1.dtb.data_hits                     4341223                       # DTB hits
-system.cpu1.dtb.data_misses                      3335                       # DTB misses
+system.cpu1.dtb.write_accesses                 105247                       # DTB write accesses
+system.cpu1.dtb.data_hits                     4180998                       # DTB hits
+system.cpu1.dtb.data_misses                      3333                       # DTB misses
 system.cpu1.dtb.data_acv                           29                       # DTB access violations
-system.cpu1.dtb.data_accesses                  344612                       # DTB accesses
-system.cpu1.itb.fetch_hits                    1990291                       # ITB hits
+system.cpu1.dtb.data_accesses                  344610                       # DTB accesses
+system.cpu1.itb.fetch_hits                    1965348                       # ITB hits
 system.cpu1.itb.fetch_misses                     1216                       # ITB misses
 system.cpu1.itb.fetch_acv                           0                       # ITB acv
-system.cpu1.itb.fetch_accesses                1991507                       # ITB accesses
+system.cpu1.itb.fetch_accesses                1966564                       # ITB accesses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.read_acv                            0                       # DTB read access violations
@@ -759,32 +762,32 @@ system.cpu1.itb.data_hits                           0                       # DT
 system.cpu1.itb.data_misses                         0                       # DTB misses
 system.cpu1.itb.data_acv                            0                       # DTB access violations
 system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.numCycles                      3965185472                       # number of cpu cycles simulated
+system.cpu1.numCycles                      3927225148                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    2869                       # number of quiesce instructions executed
-system.cpu1.kern.inst.hwrei                     81049                       # number of hwrei instructions executed
-system.cpu1.kern.ipl_count::0                   27547     38.53%     38.53% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::22                   1971      2.76%     41.28% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::30                    524      0.73%     42.01% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::31                  41462     57.99%    100.00% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count::total               71504                       # number of times we switched to this ipl
-system.cpu1.kern.ipl_good::0                    26679     48.22%     48.22% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::22                    1971      3.56%     51.78% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::30                     524      0.95%     52.73% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::31                   26155     47.27%    100.00% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good::total                55329                       # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_ticks::0            1912239584500     96.45%     96.45% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::22              731206500      0.04%     96.49% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::30              374509500      0.02%     96.51% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::31            69246698500      3.49%    100.00% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks::total        1982591999000                       # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_used::0                 0.968490                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.inst.quiesce                    2740                       # number of quiesce instructions executed
+system.cpu1.kern.inst.hwrei                     78631                       # number of hwrei instructions executed
+system.cpu1.kern.ipl_count::0                   26567     38.35%     38.35% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::22                   1968      2.84%     41.19% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::30                    504      0.73%     41.91% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::31                  40242     58.09%    100.00% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count::total               69281                       # number of times we switched to this ipl
+system.cpu1.kern.ipl_good::0                    25724     48.16%     48.16% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::22                    1968      3.68%     51.84% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::30                     504      0.94%     52.79% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::31                   25220     47.21%    100.00% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good::total                53416                       # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_ticks::0            1910368546000     97.29%     97.29% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::22              730956000      0.04%     97.33% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::30              356511000      0.02%     97.34% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::31            52155834000      2.66%    100.00% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks::total        1963611847000                       # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_used::0                 0.968269                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.ipl_used::31                0.630819                       # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.ipl_used::total             0.773789                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.ipl_used::31                0.626708                       # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.ipl_used::total             0.771005                       # fraction of swpipl calls that actually changed the ipl
 system.cpu1.kern.syscall::3                        11     10.58%     10.58% # number of syscalls executed
 system.cpu1.kern.syscall::6                        10      9.62%     20.19% # number of syscalls executed
 system.cpu1.kern.syscall::15                        1      0.96%     21.15% # number of syscalls executed
@@ -800,334 +803,342 @@ system.cpu1.kern.syscall::74                       10      9.62%     97.12% # nu
 system.cpu1.kern.syscall::132                       3      2.88%    100.00% # number of syscalls executed
 system.cpu1.kern.syscall::total                   104                       # number of syscalls executed
 system.cpu1.kern.callpal::cserve                    1      0.00%      0.00% # number of callpals executed
-system.cpu1.kern.callpal::wripir                  435      0.59%      0.59% # number of callpals executed
+system.cpu1.kern.callpal::wripir                  422      0.59%      0.59% # number of callpals executed
 system.cpu1.kern.callpal::wrmces                    1      0.00%      0.59% # number of callpals executed
 system.cpu1.kern.callpal::wrfen                     1      0.00%      0.59% # number of callpals executed
-system.cpu1.kern.callpal::swpctx                 2066      2.79%      3.39% # number of callpals executed
+system.cpu1.kern.callpal::swpctx                 2001      2.80%      3.39% # number of callpals executed
 system.cpu1.kern.callpal::tbi                       3      0.00%      3.39% # number of callpals executed
 system.cpu1.kern.callpal::wrent                     7      0.01%      3.40% # number of callpals executed
-system.cpu1.kern.callpal::swpipl                65182     88.12%     91.52% # number of callpals executed
-system.cpu1.kern.callpal::rdps                   2261      3.06%     94.57% # number of callpals executed
-system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.57% # number of callpals executed
-system.cpu1.kern.callpal::wrusp                     4      0.01%     94.58% # number of callpals executed
-system.cpu1.kern.callpal::whami                     3      0.00%     94.58% # number of callpals executed
-system.cpu1.kern.callpal::rti                    3826      5.17%     99.76% # number of callpals executed
-system.cpu1.kern.callpal::callsys                 136      0.18%     99.94% # number of callpals executed
+system.cpu1.kern.callpal::swpipl                63030     88.06%     91.46% # number of callpals executed
+system.cpu1.kern.callpal::rdps                   2146      3.00%     94.46% # number of callpals executed
+system.cpu1.kern.callpal::wrkgp                     1      0.00%     94.46% # number of callpals executed
+system.cpu1.kern.callpal::wrusp                     4      0.01%     94.46% # number of callpals executed
+system.cpu1.kern.callpal::whami                     3      0.00%     94.47% # number of callpals executed
+system.cpu1.kern.callpal::rti                    3778      5.28%     99.75% # number of callpals executed
+system.cpu1.kern.callpal::callsys                 136      0.19%     99.94% # number of callpals executed
 system.cpu1.kern.callpal::imb                      44      0.06%    100.00% # number of callpals executed
 system.cpu1.kern.callpal::rdunique                  1      0.00%    100.00% # number of callpals executed
-system.cpu1.kern.callpal::total                 73972                       # number of callpals executed
-system.cpu1.kern.mode_switch::kernel             2115                       # number of protection mode switches
+system.cpu1.kern.callpal::total                 71579                       # number of callpals executed
+system.cpu1.kern.mode_switch::kernel             2069                       # number of protection mode switches
 system.cpu1.kern.mode_switch::user                464                       # number of protection mode switches
-system.cpu1.kern.mode_switch::idle               2921                       # number of protection mode switches
-system.cpu1.kern.mode_good::kernel                912                      
+system.cpu1.kern.mode_switch::idle               2878                       # number of protection mode switches
+system.cpu1.kern.mode_good::kernel                892                      
 system.cpu1.kern.mode_good::user                  464                      
-system.cpu1.kern.mode_good::idle                  448                      
-system.cpu1.kern.mode_switch_good::kernel     0.431206                       # fraction of useful protection mode switches
+system.cpu1.kern.mode_good::idle                  428                      
+system.cpu1.kern.mode_switch_good::kernel     0.431126                       # fraction of useful protection mode switches
 system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::idle      0.153372                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::total     0.331636                       # fraction of useful protection mode switches
-system.cpu1.kern.mode_ticks::kernel       19469811000      0.98%      0.98% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks::user          1729387000      0.09%      1.07% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks::idle        1961392799000     98.93%    100.00% # number of ticks spent at the given mode
-system.cpu1.kern.swap_context                    2067                       # number of times the context was actually changed
-system.cpu1.committedInsts                   13686745                       # Number of instructions committed
-system.cpu1.committedOps                     13686745                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             12624358                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                178612                       # Number of float alu accesses
-system.cpu1.num_func_calls                     430170                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      1359717                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    12624358                       # number of integer instructions
-system.cpu1.num_fp_insts                       178612                       # number of float instructions
-system.cpu1.num_int_register_reads           17383561                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes           9260404                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads               93246                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes              95234                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                      4365379                       # number of memory refs
-system.cpu1.num_load_insts                    2525846                       # Number of load instructions
-system.cpu1.num_store_insts                   1839533                       # Number of store instructions
-system.cpu1.num_idle_cycles              3912234287.998026                       # Number of idle cycles
-system.cpu1.num_busy_cycles              52951184.001973                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.013354                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.986646                       # Percentage of idle cycles
-system.cpu1.Branches                          1950147                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass               733822      5.36%      5.36% # Class of executed instruction
-system.cpu1.op_class::IntAlu                  8101444     59.18%     64.54% # Class of executed instruction
-system.cpu1.op_class::IntMult                   23186      0.17%     64.71% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     64.71% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                  14372      0.10%     64.81% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     64.81% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     64.81% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     64.81% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                   1986      0.01%     64.83% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.83% # Class of executed instruction
-system.cpu1.op_class::MemRead                 2600523     19.00%     83.82% # Class of executed instruction
-system.cpu1.op_class::MemWrite                1840557     13.44%     97.27% # Class of executed instruction
-system.cpu1.op_class::IprAccess                374219      2.73%    100.00% # Class of executed instruction
+system.cpu1.kern.mode_switch_good::idle      0.148714                       # fraction of useful protection mode switches
+system.cpu1.kern.mode_switch_good::total     0.329699                       # fraction of useful protection mode switches
+system.cpu1.kern.mode_ticks::kernel       17834392500      0.91%      0.91% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks::user          1709021000      0.09%      1.00% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks::idle        1944068431500     99.00%    100.00% # number of ticks spent at the given mode
+system.cpu1.kern.swap_context                    2002                       # number of times the context was actually changed
+system.cpu1.committedInsts                   13162574                       # Number of instructions committed
+system.cpu1.committedOps                     13162574                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             12139381                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                173446                       # Number of float alu accesses
+system.cpu1.num_func_calls                     411749                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      1304648                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    12139381                       # number of integer instructions
+system.cpu1.num_fp_insts                       173446                       # number of float instructions
+system.cpu1.num_int_register_reads           16710166                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes           8908141                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads               90735                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes              92616                       # number of times the floating registers were written
+system.cpu1.num_mem_refs                      4204594                       # number of memory refs
+system.cpu1.num_load_insts                    2435865                       # Number of load instructions
+system.cpu1.num_store_insts                   1768729                       # Number of store instructions
+system.cpu1.num_idle_cycles              3877736087.998025                       # Number of idle cycles
+system.cpu1.num_busy_cycles              49489060.001975                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.012602                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.987398                       # Percentage of idle cycles
+system.cpu1.Branches                          1871255                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass               705493      5.36%      5.36% # Class of executed instruction
+system.cpu1.op_class::IntAlu                  7781042     59.10%     64.46% # Class of executed instruction
+system.cpu1.op_class::IntMult                   21322      0.16%     64.62% # Class of executed instruction
+system.cpu1.op_class::IntDiv                        0      0.00%     64.62% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                  14181      0.11%     64.73% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     64.73% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     64.73% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     64.73% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                   1986      0.02%     64.74% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc                 0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     64.74% # Class of executed instruction
+system.cpu1.op_class::MemRead                 2507774     19.05%     83.79% # Class of executed instruction
+system.cpu1.op_class::MemWrite                1769717     13.44%     97.23% # Class of executed instruction
+system.cpu1.op_class::IprAccess                364421      2.77%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  13690109                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements           173692                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          481.984896                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs            4164965                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs           174204                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            23.908550                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle      90321767000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   481.984896                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.941377                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.941377                       # Average percentage of cache occupancy
+system.cpu1.op_class::total                  13165936                       # Class of executed instruction
+system.cpu1.dcache.tags.replacements           166516                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          486.373615                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs            4012325                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs           167028                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            24.021871                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle      70707818000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   486.373615                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.949948                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.949948                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          333                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
 system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         17608650                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        17608650                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data      2339562                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total        2339562                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data      1707213                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total       1707213                       # number of WriteReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        50427                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total        50427                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        53080                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        53080                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data      4046775                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total         4046775                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data      4046775                       # number of overall hits
-system.cpu1.dcache.overall_hits::total        4046775                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data       123491                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total       123491                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data        65586                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total        65586                       # number of WriteReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         9255                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total         9255                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data         6109                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total         6109                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       189077                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        189077                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       189077                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       189077                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1555586500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total   1555586500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1871475500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total   1871475500                       # number of WriteReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     84845000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total     84845000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     96965500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total     96965500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data   3427062000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total   3427062000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data   3427062000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total   3427062000                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data      2463053                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total      2463053                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      1772799                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      1772799                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        59682                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total        59682                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        59189                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total        59189                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data      4235852                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total      4235852                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data      4235852                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total      4235852                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.050137                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.050137                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.036996                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.036996                       # miss rate for WriteReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.155072                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.155072                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.103212                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103212                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.044637                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.044637                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044637                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.044637                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12596.760088                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 12596.760088                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 28534.679657                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 28534.679657                       # average WriteReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9167.477039                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9167.477039                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 15872.565068                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 15872.565068                       # average StoreCondReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 18125.218826                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 18125.218826                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 18125.218826                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 18125.218826                       # average overall miss latency
+system.cpu1.dcache.tags.tag_accesses         16958396                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses        16958396                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data      2257201                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total        2257201                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data      1642023                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total       1642023                       # number of WriteReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        48215                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total        48215                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        50821                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        50821                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data      3899224                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total         3899224                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data      3899224                       # number of overall hits
+system.cpu1.dcache.overall_hits::total        3899224                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data       118432                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total       118432                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data        62660                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total        62660                       # number of WriteReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         8936                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total         8936                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data         5856                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total         5856                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       181092                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        181092                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       181092                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       181092                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1454494000                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total   1454494000                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1265962000                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total   1265962000                       # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data     82083000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total     82083000                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     49296000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total     49296000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data         5500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data   2720456000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total   2720456000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data   2720456000                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total   2720456000                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data      2375633                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total      2375633                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data      1704683                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total      1704683                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        57151                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total        57151                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        56677                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total        56677                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data      4080316                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total      4080316                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data      4080316                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total      4080316                       # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.049853                       # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total     0.049853                       # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.036758                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.036758                       # miss rate for WriteReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.156358                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.156358                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.103322                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103322                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.044382                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.044382                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.044382                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.044382                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12281.258444                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 12281.258444                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 20203.670603                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 20203.670603                       # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  9185.653536                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  9185.653536                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  8418.032787                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8418.032787                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15022.507897                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 15022.507897                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 15022.507897                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 15022.507897                       # average overall miss latency
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks       119726                       # number of writebacks
-system.cpu1.dcache.writebacks::total           119726                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       123491                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total       123491                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        65586                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total        65586                       # number of WriteReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         9255                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total         9255                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         6109                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total         6109                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data       189077                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total       189077                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data       189077                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total       189077                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data          118                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total          118                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         3348                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3348                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         3466                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3466                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1432095500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1432095500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1805889500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1805889500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     75590000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     75590000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     90856500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     90856500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   3237985000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total   3237985000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   3237985000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total   3237985000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     25051000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     25051000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     25051000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total     25051000                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.050137                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050137                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036996                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036996                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.155072                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.155072                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.103212                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.103212                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.044637                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.044637                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.044637                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.044637                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11596.760088                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11596.760088                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 27534.679657                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27534.679657                       # average WriteReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  8167.477039                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8167.477039                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 14872.565068                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 14872.565068                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 17125.218826                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17125.218826                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 17125.218826                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17125.218826                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 212296.610169                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 212296.610169                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data  7227.639931                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  7227.639931                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements           331529                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          442.932822                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs           13358029                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs           332041                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            40.230059                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     1975288394500                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   442.932822                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.865103                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.865103                       # Average percentage of cache occupancy
+system.cpu1.dcache.writebacks::writebacks       114398                       # number of writebacks
+system.cpu1.dcache.writebacks::total           114398                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       118432                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total       118432                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        62660                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total        62660                       # number of WriteReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         8936                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total         8936                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         5856                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total         5856                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data       181092                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total       181092                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data       181092                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total       181092                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data           89                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total           89                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         3221                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total         3221                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         3310                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total         3310                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1336062000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1336062000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1203302000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1203302000                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     73147000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     73147000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     43441000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     43441000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data         4500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2539364000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total   2539364000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2539364000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total   2539364000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data     20174000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     20174000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     20174000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total     20174000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.049853                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049853                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.036758                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.036758                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.156358                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.156358                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.103322                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.103322                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.044382                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.044382                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.044382                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.044382                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11281.258444                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11281.258444                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 19203.670603                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 19203.670603                       # average WriteReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  8185.653536                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8185.653536                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  7418.203552                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7418.203552                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14022.507897                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14022.507897                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14022.507897                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14022.507897                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 226674.157303                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 226674.157303                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data  6094.864048                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  6094.864048                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements           316153                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          445.936315                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs           12849230                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs           316665                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            40.576729                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle     1962762014000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   445.936315                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.870969                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.870969                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0           75                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses         14022191                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses        14022191                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst     13358029                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total       13358029                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst     13358029                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total        13358029                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst     13358029                       # number of overall hits
-system.cpu1.icache.overall_hits::total       13358029                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst       332081                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total       332081                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst       332081                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total        332081                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst       332081                       # number of overall misses
-system.cpu1.icache.overall_misses::total       332081                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4540351000                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total   4540351000                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst   4540351000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total   4540351000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst   4540351000                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total   4540351000                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst     13690110                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total     13690110                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst     13690110                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total     13690110                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst     13690110                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total     13690110                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024257                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.024257                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024257                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.024257                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024257                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.024257                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13672.420283                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 13672.420283                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13672.420283                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 13672.420283                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13672.420283                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 13672.420283                       # average overall miss latency
+system.cpu1.icache.tags.tag_accesses         13482644                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses        13482644                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst     12849230                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total       12849230                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst     12849230                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total        12849230                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst     12849230                       # number of overall hits
+system.cpu1.icache.overall_hits::total       12849230                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst       316707                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total       316707                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst       316707                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total        316707                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst       316707                       # number of overall misses
+system.cpu1.icache.overall_misses::total       316707                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4252859000                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total   4252859000                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst   4252859000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total   4252859000                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst   4252859000                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total   4252859000                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst     13165937                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total     13165937                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst     13165937                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total     13165937                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst     13165937                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total     13165937                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.024055                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.024055                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.024055                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.024055                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.024055                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.024055                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13428.370702                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 13428.370702                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13428.370702                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 13428.370702                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13428.370702                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 13428.370702                       # average overall miss latency
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks       331529                       # number of writebacks
-system.cpu1.icache.writebacks::total           331529                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       332081                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total       332081                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst       332081                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total       332081                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst       332081                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total       332081                       # number of overall MSHR misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   4208270000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total   4208270000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   4208270000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total   4208270000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   4208270000                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total   4208270000                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024257                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024257                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024257                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.024257                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024257                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.024257                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12672.420283                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12672.420283                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12672.420283                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 12672.420283                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12672.420283                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 12672.420283                       # average overall mshr miss latency
+system.cpu1.icache.writebacks::writebacks       316153                       # number of writebacks
+system.cpu1.icache.writebacks::total           316153                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       316707                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total       316707                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst       316707                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total       316707                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst       316707                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total       316707                       # number of overall MSHR misses
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   3936152000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total   3936152000                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   3936152000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total   3936152000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   3936152000                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total   3936152000                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.024055                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.024055                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.024055                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.024055                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.024055                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.024055                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12428.370702                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12428.370702                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12428.370702                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 12428.370702                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12428.370702                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 12428.370702                       # average overall mshr miss latency
 system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
 system.disk0.dma_read_bytes                      1024                       # Number of bytes transfered via DMA reads (not PRD).
 system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
@@ -1140,98 +1151,98 @@ system.disk2.dma_read_txs                           0                       # Nu
 system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
 system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
 system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
-system.iobus.trans_dist::ReadReq                 7376                       # Transaction distribution
-system.iobus.trans_dist::ReadResp                7376                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               55683                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              55683                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        14050                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1006                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                 7373                       # Transaction distribution
+system.iobus.trans_dist::ReadResp                7373                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               55610                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              55610                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        13904                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio         1014                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          188                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18150                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2476                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          180                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        18148                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         2474                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6672                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          102                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total        42664                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83454                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.tsunami.ide.dma::total        83454                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  126118                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        56200                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2717                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total        42514                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        83452                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.tsunami.ide.dma::total        83452                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  125966                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        55616                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2749                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio            5                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio            5                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          171                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9075                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9884                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          160                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9074                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         9876                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         4193                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          204                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total        82454                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661624                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.tsunami.ide.dma::total      2661624                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2744078                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             15116500                       # Layer occupancy (ticks)
+system.iobus.pkt_size_system.bridge.master::total        81882                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2661616                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.tsunami.ide.dma::total      2661616                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2743498                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             14957500                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               758000                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               764000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer2.occupancy                 9500                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer6.occupancy                10000                       # Layer occupancy (ticks)
 system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer22.occupancy              183000                       # Layer occupancy (ticks)
+system.iobus.reqLayer22.occupancy              175000                       # Layer occupancy (ticks)
 system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy            15844000                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy            15839500                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy             2460000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy             2459000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy             6055500                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy             6056000                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer26.occupancy               83000                       # Layer occupancy (ticks)
+system.iobus.reqLayer26.occupancy               82500                       # Layer occupancy (ticks)
 system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer27.occupancy           215674412                       # Layer occupancy (ticks)
+system.iobus.reqLayer27.occupancy           216128057                       # Layer occupancy (ticks)
 system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            28533000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            28456000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer1.occupancy            41950000                       # Layer occupancy (ticks)
+system.iobus.respLayer1.occupancy            41948000                       # Layer occupancy (ticks)
 system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                41695                       # number of replacements
-system.iocache.tags.tagsinuse                0.566860                       # Cycle average of tags in use
+system.iocache.tags.replacements                41694                       # number of replacements
+system.iocache.tags.tagsinuse                0.569299                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                41711                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                41710                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         1775103309000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::tsunami.ide     0.566860                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::tsunami.ide     0.035429                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.035429                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         1756488432000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::tsunami.ide     0.569299                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::tsunami.ide     0.035581                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.035581                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               375543                       # Number of tag accesses
-system.iocache.tags.data_accesses              375543                       # Number of data accesses
-system.iocache.ReadReq_misses::tsunami.ide          175                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              175                       # number of ReadReq misses
+system.iocache.tags.tag_accesses               375534                       # Number of tag accesses
+system.iocache.tags.data_accesses              375534                       # Number of data accesses
+system.iocache.ReadReq_misses::tsunami.ide          174                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              174                       # number of ReadReq misses
 system.iocache.WriteLineReq_misses::tsunami.ide        41552                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total        41552                       # number of WriteLineReq misses
-system.iocache.demand_misses::tsunami.ide        41727                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             41727                       # number of demand (read+write) misses
-system.iocache.overall_misses::tsunami.ide        41727                       # number of overall misses
-system.iocache.overall_misses::total            41727                       # number of overall misses
-system.iocache.ReadReq_miss_latency::tsunami.ide     21956883                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     21956883                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::tsunami.ide   5245146529                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   5245146529                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::tsunami.ide   5267103412                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   5267103412                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::tsunami.ide   5267103412                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   5267103412                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::tsunami.ide          175                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            175                       # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::tsunami.ide        41726                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             41726                       # number of demand (read+write) misses
+system.iocache.overall_misses::tsunami.ide        41726                       # number of overall misses
+system.iocache.overall_misses::total            41726                       # number of overall misses
+system.iocache.ReadReq_miss_latency::tsunami.ide     21854883                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     21854883                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::tsunami.ide   4858321174                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4858321174                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::tsunami.ide   4880176057                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4880176057                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::tsunami.ide   4880176057                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4880176057                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::tsunami.ide          174                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            174                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::tsunami.ide        41552                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        41552                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::tsunami.ide        41727                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           41727                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::tsunami.ide        41727                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          41727                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::tsunami.ide        41726                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           41726                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::tsunami.ide        41726                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          41726                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
 system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
@@ -1240,38 +1251,38 @@ system.iocache.demand_miss_rate::tsunami.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125467.902857                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 125467.902857                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126230.904144                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126230.904144                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::tsunami.ide 126227.704172                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 126227.704172                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::tsunami.ide 126227.704172                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 126227.704172                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125602.775862                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 125602.775862                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 116921.476078                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 116921.476078                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::tsunami.ide 116957.677635                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 116957.677635                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::tsunami.ide 116957.677635                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 116957.677635                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs             1                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    1                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           41520                       # number of writebacks
 system.iocache.writebacks::total                41520                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::tsunami.ide          175                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::tsunami.ide          174                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          174                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::tsunami.ide        41552                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total        41552                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::tsunami.ide        41727                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        41727                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::tsunami.ide        41727                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        41727                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13206883                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     13206883                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   3165739741                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   3165739741                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::tsunami.ide   3178946624                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   3178946624                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::tsunami.ide   3178946624                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   3178946624                       # number of overall MSHR miss cycles
+system.iocache.demand_mshr_misses::tsunami.ide        41726                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        41726                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::tsunami.ide        41726                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        41726                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     13154883                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     13154883                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   2778324656                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2778324656                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::tsunami.ide   2791479539                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2791479539                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::tsunami.ide   2791479539                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2791479539                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -1280,206 +1291,206 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75467.902857                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 75467.902857                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 76187.421568                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76187.421568                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 76184.403959                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76184.403959                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 76184.403959                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76184.403959                       # average overall mshr miss latency
-system.l2c.tags.replacements                   342136                       # number of replacements
-system.l2c.tags.tagsinuse                65163.366749                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    3685387                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   407142                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     9.051847                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle              12928623000                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   54851.977847                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4799.733629                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     5353.675533                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      118.645951                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data       39.333789                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.836975                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.073238                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.081691                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.001810                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.000600                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.994314                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024        65006                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          517                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         5377                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         6298                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        52712                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.991913                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 35906899                       # Number of tag accesses
-system.l2c.tags.data_accesses                35906899                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       792516                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          792516                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks       746948                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total          746948                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data             183                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data             548                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                 731                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data            41                       # number of SCUpgradeReq hits
+system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 75602.775862                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 75602.775862                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 66863.800924                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66863.800924                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 66900.242990                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 66900.242990                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 66900.242990                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 66900.242990                       # average overall mshr miss latency
+system.l2c.tags.replacements                   341504                       # number of replacements
+system.l2c.tags.tagsinuse                65213.029486                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    3680110                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   406507                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     9.053005                       # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle               9200946000                       # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks   55179.216512                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4842.215722                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     5040.815485                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst      110.867276                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data       39.914491                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.841968                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.073886                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.076917                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.001692                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.000609                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.995072                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1024        65003                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1         1114                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         5002                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         6095                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        52608                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1024     0.991867                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 35882279                       # Number of tag accesses
+system.l2c.tags.data_accesses                35882279                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       792706                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          792706                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks       747201                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total          747201                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data             175                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data             534                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                 709                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data            33                       # number of SCUpgradeReq hits
 system.l2c.SCUpgradeReq_hits::cpu1.data            24                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total                65                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data           124124                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            48553                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               172677                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        674650                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        331142                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1005792                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       659425                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       113738                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           773163                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst              674650                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              783549                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              331142                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              162291                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 1951632                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst             674650                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             783549                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             331142                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             162291                       # number of overall hits
-system.l2c.overall_hits::total                1951632                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data          2972                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          1812                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              4784                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data          926                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data          930                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total            1856                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         114970                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data           7877                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             122847                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst        12503                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst          938                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           13441                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data       271537                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          338                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         271875                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst             12503                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            386507                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst               938                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data              8215                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                408163                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst            12503                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           386507                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst              938                       # number of overall misses
-system.l2c.overall_misses::cpu1.data             8215                       # number of overall misses
-system.l2c.overall_misses::total               408163                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data      3623500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data     35439500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     39063000                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data      3369500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data       943000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total      4312500                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data  14618383500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1037446500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  15655830000                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1639795500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst    123119500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   1762915000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data  33668278500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data     42563000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  33710841500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   1639795500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data  48286662000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    123119500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1080009500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     51129586500                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   1639795500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data  48286662000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    123119500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1080009500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    51129586500                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       792516                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       792516                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks       746948                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total       746948                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         3155                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         2360                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            5515                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data          967                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data          954                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total          1921                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       239094                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        56430                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           295524                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       687153                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       332080                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1019233                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       930962                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       114076                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total      1045038                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst          687153                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data         1170056                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          332080                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          170506                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2359795                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         687153                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data        1170056                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         332080                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         170506                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2359795                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.941997                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.767797                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.867452                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.957601                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.974843                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.966163                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.480857                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.139589                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.415692                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.018195                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.002825                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.013187                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.291674                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.002963                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.260158                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.018195                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.330332                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.002825                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.048180                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.172965                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.018195                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.330332                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.002825                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.048180                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.172965                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  1219.212651                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 19558.222958                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  8165.342809                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  3638.768898                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  1013.978495                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total  2323.545259                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 127149.547708                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 131705.789006                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 127441.695768                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 131152.163481                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 131257.462687                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 131159.511941                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 123991.494713                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 125926.035503                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 123993.899770                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 131152.163481                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 124930.886116                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 131257.462687                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 131467.985393                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 125267.568349                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 131152.163481                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 124930.886116                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 131257.462687                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 131467.985393                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 125267.568349                       # average overall miss latency
+system.l2c.SCUpgradeReq_hits::total                57                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data           126431                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            47312                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               173743                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        685790                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        316251                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1002041                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       663459                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       109055                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           772514                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.inst              685790                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              789890                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              316251                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              156367                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 1948298                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.inst             685790                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             789890                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             316251                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             156367                       # number of overall hits
+system.l2c.overall_hits::total                1948298                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          2941                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          1732                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              4673                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data          898                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data          897                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total            1795                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         115557                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data           6591                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             122148                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst        12981                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst          455                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           13436                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data       271641                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data          237                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         271878                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.inst             12981                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            387198                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst               455                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data              6828                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                407462                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.inst            12981                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           387198                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst              455                       # number of overall misses
+system.l2c.overall_misses::cpu1.data             6828                       # number of overall misses
+system.l2c.overall_misses::total               407462                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data      1599000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data     12643000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total     14242000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data      1259500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data       178000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total      1437500                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   8901595500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    544185500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   9445781000                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1065078500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst     37559000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   1102637500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data  19890941000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data     19543500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  19910484500                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   1065078500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data  28792536500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst     37559000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data    563729000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     30458903000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   1065078500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data  28792536500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst     37559000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data    563729000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    30458903000                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       792706                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       792706                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks       747201                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total       747201                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         3116                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         2266                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            5382                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data          931                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data          921                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total          1852                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       241988                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        53903                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           295891                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       698771                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       316706                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1015477                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       935100                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       109292                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total      1044392                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.inst          698771                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data         1177088                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          316706                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          163195                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2355760                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         698771                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data        1177088                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         316706                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         163195                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2355760                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.943838                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.764342                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.868265                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.964554                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.973941                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.969222                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.477532                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.122275                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.412814                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.018577                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.001437                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.013231                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.290494                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.002169                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.260322                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.018577                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.328946                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.001437                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.041840                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.172964                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.018577                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.328946                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.001437                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.041840                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.172964                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   543.692622                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  7299.653580                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  3047.720950                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  1402.561247                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   198.439242                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total   800.835655                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 77032.075080                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82564.937035                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 77330.623506                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 82049.033202                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 82547.252747                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 82065.905031                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 73225.105930                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 82462.025316                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 73233.157887                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 82049.033202                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 74361.273819                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82547.252747                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 82561.364968                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 74752.745041                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 82049.033202                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 74361.273819                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82547.252747                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 82561.364968                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 74752.745041                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               79408                       # number of writebacks
-system.l2c.writebacks::total                    79408                       # number of writebacks
+system.l2c.writebacks::writebacks               78937                       # number of writebacks
+system.l2c.writebacks::total                    78937                       # number of writebacks
 system.l2c.ReadCleanReq_mshr_hits::cpu1.inst           11                       # number of ReadCleanReq MSHR hits
 system.l2c.ReadCleanReq_mshr_hits::total           11                       # number of ReadCleanReq MSHR hits
 system.l2c.demand_mshr_hits::cpu1.inst             11                       # number of demand (read+write) MSHR hits
@@ -1488,230 +1499,238 @@ system.l2c.overall_mshr_hits::cpu1.inst            11                       # nu
 system.l2c.overall_mshr_hits::total                11                       # number of overall MSHR hits
 system.l2c.CleanEvict_mshr_misses::writebacks           10                       # number of CleanEvict MSHR misses
 system.l2c.CleanEvict_mshr_misses::total           10                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         2972                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         1812                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total         4784                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          926                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data          930                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total         1856                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data       114970                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data         7877                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        122847                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        12503                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst          927                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        13430                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data       271537                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data          338                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       271875                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        12503                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data       386507                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst          927                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data         8215                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           408152                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        12503                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data       386507                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst          927                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data         8215                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          408152                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data         7083                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data          118                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total         7201                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        10783                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         3348                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        14131                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        17866                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         3466                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        21332                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    204338000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    124770000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    329108000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     63412000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     64097500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total    127509500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data  13468683500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    958676001                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  14427359501                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst   1514765500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    112494001                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   1627259501                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  30952908500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     39183000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  30992091500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   1514765500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data  44421592000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    112494001                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data    997859001                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  47046710502                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   1514765500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data  44421592000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    112494001                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data    997859001                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  47046710502                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   1478327000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data     23575500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   1501902500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   1478327000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data     23575500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   1501902500                       # number of overall MSHR uncacheable cycles
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         2941                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         1732                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total         4673                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          898                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data          897                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total         1795                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data       115557                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data         6591                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        122148                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst        12981                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst          444                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        13425                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data       271641                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data          237                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       271878                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        12981                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data       387198                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst          444                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data         6828                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           407451                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        12981                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data       387198                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst          444                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data         6828                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          407451                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data         7110                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data           89                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total         7199                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        10837                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         3221                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        14058                       # number of WriteReq MSHR uncacheable
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        17947                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         3310                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        21257                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     58492500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     34311000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     92803500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     17536000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     17907500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total     35443500                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   7746025500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    478275500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   8224301000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    935268500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst     32302501                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total    967571001                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data  17174531000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     17173500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  17191704500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst    935268500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data  24920556500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst     32302501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    495449000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  26383576501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst    935268500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data  24920556500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst     32302501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    495449000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  26383576501                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   1489559500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data     19061000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   1508620500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   1489559500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data     19061000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   1508620500                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.941997                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.767797                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.867452                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.957601                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.974843                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.966163                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.480857                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.139589                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.415692                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.018195                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.002791                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.013177                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.291674                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.002963                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.260158                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.018195                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.330332                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.002791                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.048180                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.172961                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.018195                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.330332                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.002791                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.048180                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.172961                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 68754.374159                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 68857.615894                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68793.478261                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 68479.481641                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 68922.043011                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68701.239224                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 117149.547708                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 121705.725657                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 117441.691706                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 121152.163481                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 121352.751888                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 121166.009010                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 113991.494713                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 115926.035503                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 113993.899770                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 121152.163481                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 114930.886116                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 121352.751888                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 121467.924650                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 115267.622116                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 121152.163481                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 114930.886116                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 121352.751888                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 121467.924650                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 115267.622116                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208714.810109                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 199792.372881                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 208568.601583                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 82745.270346                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data  6801.933064                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 70406.080068                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq                7201                       # Transaction distribution
-system.membus.trans_dist::ReadResp             292681                       # Transaction distribution
-system.membus.trans_dist::WriteReq              14131                       # Transaction distribution
-system.membus.trans_dist::WriteResp             14131                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       120928                       # Transaction distribution
-system.membus.trans_dist::CleanEvict           262098                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            16893                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq          11783                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.943838                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.764342                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.868265                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.964554                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.973941                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.969222                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.477532                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.122275                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.412814                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.018577                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.001402                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.013220                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.290494                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.002169                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.260322                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.018577                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.328946                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.001402                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.041840                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.172959                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.018577                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.328946                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.001402                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.041840                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.172959                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19888.643319                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19810.046189                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19859.512091                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 19527.839644                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 19963.768116                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 19745.682451                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 67032.075080                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72564.937035                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 67330.623506                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 72049.033202                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72753.380631                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 72072.327821                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 63225.105930                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 72462.025316                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 63233.157887                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 72049.033202                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 64361.273819                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 72753.380631                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 72561.364968                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 64752.759230                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 72049.033202                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 64361.273819                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 72753.380631                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 72561.364968                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 64752.759230                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 209502.039381                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 214168.539326                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 209559.730518                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 82997.687636                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data  5758.610272                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 70970.527356                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        859272                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       411340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          409                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq                7199                       # Transaction distribution
+system.membus.trans_dist::ReadResp             292676                       # Transaction distribution
+system.membus.trans_dist::WriteReq              14058                       # Transaction distribution
+system.membus.trans_dist::WriteResp             14058                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       120457                       # Transaction distribution
+system.membus.trans_dist::CleanEvict           261938                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            16120                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq          11242                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               3                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            123156                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           122284                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        285480                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            122469                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           121633                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        285477                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         41552                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        42664                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1185794                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total      1228458                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        83437                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        83437                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1311895                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        82454                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     31150976                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     31233430                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave        42514                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port      1182508                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total      1225022                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        83435                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        83435                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                1308457                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave        81882                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     31079040                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     31160922                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2658240                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2658240                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                33891670                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                            22771                       # Total snoops (count)
-system.membus.snoop_fanout::samples            883231                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size::total                33819162                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                            21640                       # Total snoops (count)
+system.membus.snoop_fanout::samples            498117                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.001313                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.036211                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  883231    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  497463     99.87%     99.87% # Request fanout histogram
+system.membus.snoop_fanout::1                     654      0.13%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              883231                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            40519500                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              498117                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            40353000                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer1.occupancy          1327558723                       # Layer occupancy (ticks)
+system.membus.reqLayer1.occupancy          1324238537                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy         2178214500                       # Layer occupancy (ticks)
+system.membus.respLayer1.occupancy         2174676250                       # Layer occupancy (ticks)
 system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-system.membus.respLayer2.occupancy             898617                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy             893117                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests      4790762                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2395545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       361654                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           1242                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         1182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      4780466                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2390280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       355276                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops            975                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          915                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops           60                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq               7201                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2107124                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             14131                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            14131                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       913453                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1018074                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          816802                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           17061                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq         11848                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp          28909                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           297601                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          297601                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1019260                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq      1080678                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        41552                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2060877                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      3585353                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side       995690                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       558897                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               7200817                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side     87916672                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    118008584                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     42470976                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side     18601102                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              266997334                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          484769                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          2873172                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.136988                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.344078                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadReq               7199                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2101675                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             14058                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            14058                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       871643                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1014315                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          816241                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           16314                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq         11299                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp          27613                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           297840                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          297840                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1015499                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq      1078979                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq          227                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      2095725                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      3605435                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side       949566                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side       535407                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               7186133                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side     89403712                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side    118812032                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side     40502976                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side     17791322                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              266510042                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          398828                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          2782920                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.138526                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.345713                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                2479819     86.31%     86.31% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 393117     13.68%     99.99% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    234      0.01%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                2397661     86.16%     86.16% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 385012     13.83%     99.99% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                    245      0.01%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            2873172                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         4223704496                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            2782920                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         4214914494                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           297883                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           296383                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        1031139756                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        1048435504                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        1802215285                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        1811762602                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy         499214310                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy         476230655                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy         293827886                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy         281513896                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
 system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt
index b4533a137..2fb77dfab 100644
--- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  1.941276                       # Nu
 sim_ticks                                1941275996000                       # Number of ticks simulated
 final_tick                               1941275996000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1048317                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1048317                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            36222399744                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 330588                       # Number of bytes of host memory used
-host_seconds                                    53.59                       # Real time elapsed on the host
+host_inst_rate                                 855166                       # Simulator instruction rate (inst/s)
+host_op_rate                                   855166                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            29548473540                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 325188                       # Number of bytes of host memory used
+host_seconds                                    65.70                       # Real time elapsed on the host
 sim_insts                                    56182685                       # Number of instructions simulated
 sim_ops                                      56182685                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-checkpoint/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-checkpoint/stats.txt
index b93cd163b..85c0f1360 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-checkpoint/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-checkpoint/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.783855                       # Nu
 sim_ticks                                2783854535000                       # Number of ticks simulated
 final_tick                               2783854535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1211130                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1474356                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            23615387886                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 581436                       # Number of bytes of host memory used
-host_seconds                                   117.88                       # Real time elapsed on the host
+host_inst_rate                                1008697                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1227927                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            19668230366                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 576064                       # Number of bytes of host memory used
+host_seconds                                   141.54                       # Real time elapsed on the host
 sim_insts                                   142771651                       # Number of instructions simulated
 sim_ops                                     173801592                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt
index 4464ff885..9e43d8fd4 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt
@@ -1,69 +1,69 @@
 
 ---------- Begin Simulation Statistics ----------
 sim_seconds                                  2.802883                       # Number of seconds simulated
-sim_ticks                                2802882879000                       # Number of ticks simulated
-final_tick                               2802882879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_ticks                                2802882797500                       # Number of ticks simulated
+final_tick                               2802882797500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1338296                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1630694                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            25547394462                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 592020                       # Number of bytes of host memory used
-host_seconds                                   109.71                       # Real time elapsed on the host
-sim_insts                                   146828562                       # Number of instructions simulated
-sim_ops                                     178908371                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 797664                       # Simulator instruction rate (inst/s)
+host_op_rate                                   971941                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            15227033289                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 590380                       # Number of bytes of host memory used
+host_seconds                                   184.07                       # Real time elapsed on the host
+sim_insts                                   146828219                       # Number of instructions simulated
+sim_ops                                     178907974                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu0.dtb.walker          512                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.itb.walker          128                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          1109732                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          9413156                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           152660                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          1082192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          1109284                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          9411812                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           153876                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          1081872                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11759340                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      1109732                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       152660                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1262392                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8477312                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             11758444                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      1109284                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       153876                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1263160                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8475520                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data            40                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8494876                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           8493084                       # Number of bytes written to this memory
 system.physmem.num_reads::cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.itb.walker            2                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             25793                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data            147600                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              2540                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             16929                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             25786                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data            147579                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              2559                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             16924                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                192887                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          132458                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                192873                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          132430                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data               10                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               136849                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               136821                       # Number of write requests responded to by this memory
 system.physmem.bw_read::cpu0.dtb.walker           183                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu0.itb.walker            46                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              395925                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             3358384                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               54465                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              386100                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              395765                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             3357904                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               54899                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              385985                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::realview.ide              343                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4195445                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         395925                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          54465                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             450391                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3024497                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4195125                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         395765                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          54899                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             450665                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3023858                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu0.data               6252                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                 14                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3030764                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3024497                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3030125                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3023858                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.dtb.walker          183                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.itb.walker           46                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             395925                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            3364636                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              54465                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             386114                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             395765                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            3364156                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              54899                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             386000                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::realview.ide             343                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7226208                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                7225250                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total            68                       # Number of bytes read from this memory
@@ -138,9 +138,9 @@ system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         6570
 system.cpu0.dtb.walker.walkRequestOrigin::total        14534                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    20339777                       # DTB read hits
+system.cpu0.dtb.read_hits                    20339693                       # DTB read hits
 system.cpu0.dtb.read_misses                      6871                       # DTB read misses
-system.cpu0.dtb.write_hits                   16391027                       # DTB write hits
+system.cpu0.dtb.write_hits                   16391003                       # DTB write hits
 system.cpu0.dtb.write_misses                     1093                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
@@ -151,12 +151,12 @@ system.cpu0.dtb.align_faults                        0                       # Nu
 system.cpu0.dtb.prefetch_faults                  1788                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.dtb.perms_faults                      282                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                20346648                       # DTB read accesses
-system.cpu0.dtb.write_accesses               16392120                       # DTB write accesses
+system.cpu0.dtb.read_accesses                20346564                       # DTB read accesses
+system.cpu0.dtb.write_accesses               16392096                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         36730804                       # DTB hits
+system.cpu0.dtb.hits                         36730696                       # DTB hits
 system.cpu0.dtb.misses                           7964                       # DTB misses
-system.cpu0.dtb.accesses                     36738768                       # DTB accesses
+system.cpu0.dtb.accesses                     36738660                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -204,7 +204,7 @@ system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2342                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2342                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin::total         5700                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    97439598                       # ITB inst hits
+system.cpu0.itb.inst_hits                    97439155                       # ITB inst hits
 system.cpu0.itb.inst_misses                      3358                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
@@ -221,39 +221,39 @@ system.cpu0.itb.domain_faults                       0                       # Nu
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                97442956                       # ITB inst accesses
-system.cpu0.itb.hits                         97439598                       # DTB hits
+system.cpu0.itb.inst_accesses                97442513                       # ITB inst accesses
+system.cpu0.itb.hits                         97439155                       # DTB hits
 system.cpu0.itb.misses                           3358                       # DTB misses
-system.cpu0.itb.accesses                     97442956                       # DTB accesses
-system.cpu0.numCycles                      5605767724                       # number of cpu cycles simulated
+system.cpu0.itb.accesses                     97442513                       # DTB accesses
+system.cpu0.numCycles                      5605767562                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    1965                       # number of quiesce instructions executed
-system.cpu0.committedInsts                   95427136                       # Number of instructions committed
-system.cpu0.committedOps                    115560651                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            100762921                       # Number of integer alu accesses
+system.cpu0.kern.inst.quiesce                    1966                       # number of quiesce instructions executed
+system.cpu0.committedInsts                   95426725                       # Number of instructions committed
+system.cpu0.committedOps                    115560170                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            100762477                       # Number of integer alu accesses
 system.cpu0.num_fp_alu_accesses                  9755                       # Number of float alu accesses
-system.cpu0.num_func_calls                    8000357                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     13204240                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   100762921                       # number of integer instructions
+system.cpu0.num_func_calls                    8000241                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     13204192                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   100762477                       # number of integer instructions
 system.cpu0.num_fp_insts                         9755                       # number of float instructions
-system.cpu0.num_int_register_reads          182457857                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          69135716                       # number of times the integer registers were written
+system.cpu0.num_int_register_reads          182456959                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          69135393                       # number of times the integer registers were written
 system.cpu0.num_fp_register_reads                7495                       # number of times the floating registers were read
 system.cpu0.num_fp_register_writes               2264                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           349972220                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           44907498                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     37873797                       # number of memory refs
-system.cpu0.num_load_insts                   20597358                       # Number of load instructions
-system.cpu0.num_store_insts                  17276439                       # Number of store instructions
-system.cpu0.num_idle_cycles              5488182951.223861                       # Number of idle cycles
-system.cpu0.num_busy_cycles              117584772.776139                       # Number of busy cycles
+system.cpu0.num_cc_register_reads           349970686                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           44907357                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     37873679                       # number of memory refs
+system.cpu0.num_load_insts                   20597264                       # Number of load instructions
+system.cpu0.num_store_insts                  17276415                       # Number of store instructions
+system.cpu0.num_idle_cycles              5488183302.205065                       # Number of idle cycles
+system.cpu0.num_busy_cycles              117584259.794936                       # Number of busy cycles
 system.cpu0.not_idle_fraction                0.020976                       # Percentage of non-idle cycles
 system.cpu0.idle_fraction                    0.979024                       # Percentage of idle cycles
-system.cpu0.Branches                         21941714                       # Number of branches fetched
+system.cpu0.Branches                         21941548                       # Number of branches fetched
 system.cpu0.op_class::No_OpClass                 2273      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 78887557     67.49%     67.50% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 78887162     67.49%     67.50% # Class of executed instruction
 system.cpu0.op_class::IntMult                  110635      0.09%     67.59% # Class of executed instruction
 system.cpu0.op_class::IntDiv                        0      0.00%     67.59% # Class of executed instruction
 system.cpu0.op_class::FloatAdd                      0      0.00%     67.59% # Class of executed instruction
@@ -282,18 +282,18 @@ system.cpu0.op_class::SimdFloatMisc              8087      0.01%     67.60% # Cl
 system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.60% # Class of executed instruction
 system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.60% # Class of executed instruction
 system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.60% # Class of executed instruction
-system.cpu0.op_class::MemRead                20597358     17.62%     85.22% # Class of executed instruction
-system.cpu0.op_class::MemWrite               17276439     14.78%    100.00% # Class of executed instruction
+system.cpu0.op_class::MemRead                20597264     17.62%     85.22% # Class of executed instruction
+system.cpu0.op_class::MemWrite               17276415     14.78%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 116882349                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements           693475                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          494.853481                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           35932424                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           693987                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            51.776797                       # Average number of references to valid blocks.
+system.cpu0.op_class::total                 116881836                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements           693478                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          494.853458                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           35932313                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           693990                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            51.776413                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         23053500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   494.853481                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   494.853458                       # Average occupied blocks per requestor
 system.cpu0.dcache.tags.occ_percent::cpu0.data     0.966511                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.966511                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
@@ -301,60 +301,60 @@ system.cpu0.dcache.tags.age_task_id_blocks_1024::0          277
 system.cpu0.dcache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         74113882                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        74113882                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     19108626                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       19108626                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     15690357                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      15690357                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       346080                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       346080                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       379619                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       379619                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       363029                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       363029                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     34798983                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        34798983                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     35145063                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       35145063                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       373096                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       373096                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       295789                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       295789                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       100322                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       100322                       # number of SoftPFReq misses
+system.cpu0.dcache.tags.tag_accesses         74113669                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        74113669                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     19108530                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       19108530                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     15690319                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      15690319                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       346085                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       346085                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       379623                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       379623                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       363046                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       363046                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     34798849                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        34798849                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     35144934                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       35144934                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       373100                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       373100                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       295799                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       295799                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       100321                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       100321                       # number of SoftPFReq misses
 system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         6740                       # number of LoadLockedReq misses
 system.cpu0.dcache.LoadLockedReq_misses::total         6740                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data        18444                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total        18444                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       668885                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total        668885                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       769207                       # number of overall misses
-system.cpu0.dcache.overall_misses::total       769207                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     19481722                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     19481722                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     15986146                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     15986146                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       446402                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       446402                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       386359                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       386359                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       381473                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       381473                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     35467868                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     35467868                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     35914270                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     35914270                       # number of overall (read+write) accesses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data        18431                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total        18431                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data       668899                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total        668899                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       769220                       # number of overall misses
+system.cpu0.dcache.overall_misses::total       769220                       # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     19481630                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     19481630                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     15986118                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     15986118                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       446406                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       446406                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       386363                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       386363                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       381477                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       381477                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     35467748                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     35467748                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     35914154                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     35914154                       # number of overall (read+write) accesses
 system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.019151                       # miss rate for ReadReq accesses
 system.cpu0.dcache.ReadReq_miss_rate::total     0.019151                       # miss rate for ReadReq accesses
 system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.018503                       # miss rate for WriteReq accesses
 system.cpu0.dcache.WriteReq_miss_rate::total     0.018503                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.224735                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.224735                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.224730                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.224730                       # miss rate for SoftPFReq accesses
 system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.017445                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.017445                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.048349                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048349                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.048315                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.048315                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.demand_miss_rate::cpu0.data     0.018859                       # miss rate for demand accesses
 system.cpu0.dcache.demand_miss_rate::total     0.018859                       # miss rate for demand accesses
 system.cpu0.dcache.overall_miss_rate::cpu0.data     0.021418                       # miss rate for overall accesses
@@ -365,13 +365,13 @@ system.cpu0.dcache.blocked::no_mshrs                0                       # nu
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       693475                       # number of writebacks
-system.cpu0.dcache.writebacks::total           693475                       # number of writebacks
-system.cpu0.icache.tags.replacements          1109624                       # number of replacements
+system.cpu0.dcache.writebacks::writebacks       693478                       # number of writebacks
+system.cpu0.dcache.writebacks::total           693478                       # number of writebacks
+system.cpu0.icache.tags.replacements          1109639                       # number of replacements
 system.cpu0.icache.tags.tagsinuse          511.809991                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs           96331795                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1110136                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            86.774769                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.total_refs           96331337                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1110151                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            86.773184                       # Average number of references to valid blocks.
 system.cpu0.icache.tags.warmup_cycle       6345717000                       # Cycle when the warmup percentage was hit.
 system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.809991                       # Average occupied blocks per requestor
 system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999629                       # Average percentage of cache occupancy
@@ -381,26 +381,26 @@ system.cpu0.icache.tags.age_task_id_blocks_1024::0          212
 system.cpu0.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        195994025                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       195994025                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     96331795                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total       96331795                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     96331795                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total        96331795                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     96331795                       # number of overall hits
-system.cpu0.icache.overall_hits::total       96331795                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      1110145                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1110145                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      1110145                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1110145                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      1110145                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1110145                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     97441940                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total     97441940                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     97441940                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total     97441940                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     97441940                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total     97441940                       # number of overall (read+write) accesses
+system.cpu0.icache.tags.tag_accesses        195993154                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       195993154                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     96331337                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total       96331337                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     96331337                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total        96331337                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     96331337                       # number of overall hits
+system.cpu0.icache.overall_hits::total       96331337                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1110160                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1110160                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1110160                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1110160                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1110160                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1110160                       # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     97441497                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total     97441497                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     97441497                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total     97441497                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     97441497                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total     97441497                       # number of overall (read+write) accesses
 system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011393                       # miss rate for ReadReq accesses
 system.cpu0.icache.ReadReq_miss_rate::total     0.011393                       # miss rate for ReadReq accesses
 system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011393                       # miss rate for demand accesses
@@ -413,185 +413,186 @@ system.cpu0.icache.blocked::no_mshrs                0                       # nu
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1109624                       # number of writebacks
-system.cpu0.icache.writebacks::total          1109624                       # number of writebacks
+system.cpu0.icache.writebacks::writebacks      1109639                       # number of writebacks
+system.cpu0.icache.writebacks::total          1109639                       # number of writebacks
 system.cpu0.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
 system.cpu0.l2cache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
 system.cpu0.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
 system.cpu0.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements          249486                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16123.886747                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs           2730668                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs          265599                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs           10.281168                       # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.replacements          249747                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16131.550435                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs           2729892                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs          265865                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs           10.267963                       # Average number of references to valid blocks.
 system.cpu0.l2cache.tags.warmup_cycle      1471234000                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 16122.057477                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker     1.758477                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.070793                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.984012                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000107                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000004                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.984124                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        16108                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_blocks::writebacks 16129.097151                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker     2.376905                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.076379                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.984442                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000145                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000005                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.984592                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        16110                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            2                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            4                       # Occupied blocks per task id
 system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            2                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         5529                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7406                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2667                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000305                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.983154                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses        59695806                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses       59695806                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        10175                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         4509                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total         14684                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks       510631                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total       510631                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      1264603                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      1264603                       # number of WritebackClean hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data        94360                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total        94360                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1068362                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      1068362                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       352230                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total       352230                       # number of ReadSharedReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        10175                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker         4509                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      1068362                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data       446590                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        1529636                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        10175                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker         4509                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      1068362                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data       446590                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       1529636                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          216                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          118                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total          334                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        26269                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total        26269                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        18444                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total        18444                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data       175160                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total       175160                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        41783                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total        41783                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       127928                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total       127928                       # number of ReadSharedReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          216                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker          118                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst        41783                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data       303088                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total       345205                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          216                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker          118                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst        41783                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data       303088                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total       345205                       # number of overall misses
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         5562                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7431                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         2624                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000488                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.983276                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses        59696130                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses       59696130                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        10179                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         4500                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total         14679                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks       510228                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total       510228                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      1265023                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      1265023                       # number of WritebackClean hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data        94248                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total        94248                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1068491                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      1068491                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       352197                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total       352197                       # number of ReadSharedReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        10179                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker         4500                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      1068491                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data       446445                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        1529615                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        10179                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker         4500                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      1068491                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data       446445                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       1529615                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          212                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          127                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total          339                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        26279                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total        26279                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        18431                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total        18431                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data       175272                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total       175272                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        41669                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total        41669                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data       127964                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total       127964                       # number of ReadSharedReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          212                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker          127                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst        41669                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data       303236                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total       345244                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          212                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker          127                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst        41669                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data       303236                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total       345244                       # number of overall misses
 system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        10391                       # number of ReadReq accesses(hits+misses)
 system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker         4627                       # number of ReadReq accesses(hits+misses)
 system.cpu0.l2cache.ReadReq_accesses::total        15018                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks       510631                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total       510631                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      1264603                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      1264603                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        26269                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total        26269                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        18444                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total        18444                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks       510228                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total       510228                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      1265023                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      1265023                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        26279                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total        26279                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        18431                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total        18431                       # number of SCUpgradeReq accesses(hits+misses)
 system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       269520                       # number of ReadExReq accesses(hits+misses)
 system.cpu0.l2cache.ReadExReq_accesses::total       269520                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1110145                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      1110145                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       480158                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total       480158                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1110160                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      1110160                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       480161                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total       480161                       # number of ReadSharedReq accesses(hits+misses)
 system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        10391                       # number of demand (read+write) accesses
 system.cpu0.l2cache.demand_accesses::cpu0.itb.walker         4627                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      1110145                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data       749678                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total      1874841                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      1110160                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data       749681                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total      1874859                       # number of demand (read+write) accesses
 system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        10391                       # number of overall (read+write) accesses
 system.cpu0.l2cache.overall_accesses::cpu0.itb.walker         4627                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      1110145                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data       749678                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total      1874841                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.020787                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.025502                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.022240                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      1110160                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data       749681                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total      1874859                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.020402                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.027448                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.022573                       # miss rate for ReadReq accesses
 system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.649896                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.649896                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.037637                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.037637                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.266429                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.266429                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.020787                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.025502                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.037637                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.404291                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.184125                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.020787                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.025502                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.037637                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.404291                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.184125                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.650312                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.650312                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.037534                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.037534                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.266502                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.266502                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.020402                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.027448                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.037534                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.404487                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.184144                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.020402                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.027448                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.037534                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.404487                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.184144                       # miss rate for overall accesses
 system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.writebacks::writebacks       193020                       # number of writebacks
-system.cpu0.l2cache.writebacks::total          193020                       # number of writebacks
-system.cpu0.toL2Bus.snoop_filter.tot_requests      3720001                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests      1860202                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        27865                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops       218277                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       215192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         3085                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.l2cache.writebacks::writebacks       193031                       # number of writebacks
+system.cpu0.l2cache.writebacks::total          193031                       # number of writebacks
+system.cpu0.toL2Bus.snoop_filter.tot_requests      3720034                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests      1860217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        27866                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops       218415                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       215401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         3014                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.cpu0.toL2Bus.trans_dist::ReadReq         61410                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp      1651713                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp      1651731                       # Transaction distribution
 system.cpu0.toL2Bus.trans_dist::WriteReq        28341                       # Transaction distribution
 system.cpu0.toL2Bus.trans_dist::WriteResp        28341                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty       510631                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      1292468                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq        26269                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        18444                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp        44713                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty       510228                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      1292889                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq        26279                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        18431                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp        44710                       # Transaction distribution
 system.cpu0.toL2Bus.trans_dist::ReadExReq       269520                       # Transaction distribution
 system.cpu0.toL2Bus.trans_dist::ReadExResp       269520                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1110145                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq       480158                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3347958                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2402091                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1110160                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq       480161                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3348003                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2402094                       # Packet count per connected master and slave (bytes)
 system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        12828                       # Packet count per connected master and slave (bytes)
 system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        28796                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total          5791673                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    142101304                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     92552324                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total          5791721                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    142103224                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     92552708                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        25656                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        57592                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total         234736876                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                     623160                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples      4317939                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.067042                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.252935                       # Request fanout histogram
+system.cpu0.toL2Bus.pkt_size::total         234739180                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                     623521                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples      4318336                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.067052                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.252886                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0           4031542     93.37%     93.37% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1            283312      6.56%     99.93% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2              3085      0.07%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0           4031799     93.36%     93.36% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1            283523      6.57%     99.93% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2              3014      0.07%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total       4317939                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::total       4318336                       # Request fanout histogram
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -641,9 +642,9 @@ system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         2589
 system.cpu1.dtb.walker.walkRequestOrigin::total         5948                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    12173929                       # DTB read hits
+system.cpu1.dtb.read_hits                    12173945                       # DTB read hits
 system.cpu1.dtb.read_misses                      2853                       # DTB read misses
-system.cpu1.dtb.write_hits                    7587213                       # DTB write hits
+system.cpu1.dtb.write_hits                    7587221                       # DTB write hits
 system.cpu1.dtb.write_misses                      506                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
@@ -654,12 +655,12 @@ system.cpu1.dtb.align_faults                        0                       # Nu
 system.cpu1.dtb.prefetch_faults                   290                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.dtb.perms_faults                      163                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                12176782                       # DTB read accesses
-system.cpu1.dtb.write_accesses                7587719                       # DTB write accesses
+system.cpu1.dtb.read_accesses                12176798                       # DTB read accesses
+system.cpu1.dtb.write_accesses                7587727                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                         19761142                       # DTB hits
+system.cpu1.dtb.hits                         19761166                       # DTB hits
 system.cpu1.dtb.misses                           3359                       # DTB misses
-system.cpu1.dtb.accesses                     19764501                       # DTB accesses
+system.cpu1.dtb.accesses                     19764525                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -707,7 +708,7 @@ system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         1095                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::total         1095                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin::total         2829                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    53671686                       # ITB inst hits
+system.cpu1.itb.inst_hits                    53671758                       # ITB inst hits
 system.cpu1.itb.inst_misses                      1734                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
@@ -724,39 +725,39 @@ system.cpu1.itb.domain_faults                       0                       # Nu
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                53673420                       # ITB inst accesses
-system.cpu1.itb.hits                         53671686                       # DTB hits
+system.cpu1.itb.inst_accesses                53673492                       # ITB inst accesses
+system.cpu1.itb.hits                         53671758                       # DTB hits
 system.cpu1.itb.misses                           1734                       # DTB misses
-system.cpu1.itb.accesses                     53673420                       # DTB accesses
-system.cpu1.numCycles                      5605296633                       # number of cpu cycles simulated
+system.cpu1.itb.accesses                     53673492                       # DTB accesses
+system.cpu1.numCycles                      5605296470                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                    2739                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   51401426                       # Number of instructions committed
-system.cpu1.committedOps                     63347720                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             56984340                       # Number of integer alu accesses
+system.cpu1.committedInsts                   51401494                       # Number of instructions committed
+system.cpu1.committedOps                     63347804                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             56984416                       # Number of integer alu accesses
 system.cpu1.num_fp_alu_accesses                  1792                       # Number of float alu accesses
-system.cpu1.num_func_calls                    9170857                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      5967107                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    56984340                       # number of integer instructions
+system.cpu1.num_func_calls                    9170873                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      5967115                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    56984416                       # number of integer instructions
 system.cpu1.num_fp_insts                         1792                       # number of float instructions
-system.cpu1.num_int_register_reads          110674879                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          41298438                       # number of times the integer registers were written
+system.cpu1.num_int_register_reads          110675031                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          41298494                       # number of times the integer registers were written
 system.cpu1.num_fp_register_reads                1276                       # number of times the floating registers were read
 system.cpu1.num_fp_register_writes                516                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           196268976                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes           18894428                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                     20026400                       # number of memory refs
-system.cpu1.num_load_insts                   12289552                       # Number of load instructions
-system.cpu1.num_store_insts                   7736848                       # Number of store instructions
-system.cpu1.num_idle_cycles              5539683011.597479                       # Number of idle cycles
-system.cpu1.num_busy_cycles              65613621.402521                       # Number of busy cycles
+system.cpu1.num_cc_register_reads           196269240                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes           18894452                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                     20026424                       # number of memory refs
+system.cpu1.num_load_insts                   12289568                       # Number of load instructions
+system.cpu1.num_store_insts                   7736856                       # Number of store instructions
+system.cpu1.num_idle_cycles              5539682760.605002                       # Number of idle cycles
+system.cpu1.num_busy_cycles              65613709.394997                       # Number of busy cycles
 system.cpu1.not_idle_fraction                0.011706                       # Percentage of non-idle cycles
 system.cpu1.idle_fraction                    0.988294                       # Percentage of idle cycles
-system.cpu1.Branches                         15217504                       # Number of branches fetched
+system.cpu1.Branches                         15217528                       # Number of branches fetched
 system.cpu1.op_class::No_OpClass                   66      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 45401392     69.36%     69.36% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 45401456     69.36%     69.36% # Class of executed instruction
 system.cpu1.op_class::IntMult                   28394      0.04%     69.40% # Class of executed instruction
 system.cpu1.op_class::IntDiv                        0      0.00%     69.40% # Class of executed instruction
 system.cpu1.op_class::FloatAdd                      0      0.00%     69.40% # Class of executed instruction
@@ -785,80 +786,80 @@ system.cpu1.op_class::SimdFloatMisc              3319      0.01%     69.41% # Cl
 system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.41% # Class of executed instruction
 system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.41% # Class of executed instruction
 system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.41% # Class of executed instruction
-system.cpu1.op_class::MemRead                12289552     18.77%     88.18% # Class of executed instruction
-system.cpu1.op_class::MemWrite                7736848     11.82%    100.00% # Class of executed instruction
+system.cpu1.op_class::MemRead                12289568     18.77%     88.18% # Class of executed instruction
+system.cpu1.op_class::MemWrite                7736856     11.82%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  65459571                       # Class of executed instruction
+system.cpu1.op_class::total                  65459659                       # Class of executed instruction
 system.cpu1.dcache.tags.replacements           191946                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          472.736016                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs           19503521                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.tagsinuse          472.736015                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs           19503545                       # Total number of references to valid blocks.
 system.cpu1.dcache.tags.sampled_refs           192300                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs           101.422366                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs           101.422491                       # Average number of references to valid blocks.
 system.cpu1.dcache.tags.warmup_cycle     105851601500                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   472.736016                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   472.736015                       # Average occupied blocks per requestor
 system.cpu1.dcache.tags.occ_percent::cpu1.data     0.923313                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_percent::total     0.923313                       # Average percentage of cache occupancy
 system.cpu1.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
 system.cpu1.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
 system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
 system.cpu1.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         39752021                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        39752021                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data     11858700                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total       11858700                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data      7397505                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total       7397505                       # number of WriteReq hits
+system.cpu1.dcache.tags.tag_accesses         39752069                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses        39752069                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data     11858716                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total       11858716                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data      7397520                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total       7397520                       # number of WriteReq hits
 system.cpu1.dcache.SoftPFReq_hits::cpu1.data        50100                       # number of SoftPFReq hits
 system.cpu1.dcache.SoftPFReq_hits::total        50100                       # number of SoftPFReq hits
 system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        91447                       # number of LoadLockedReq hits
 system.cpu1.dcache.LoadLockedReq_hits::total        91447                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        72417                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        72417                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data     19256205                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total        19256205                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data     19306305                       # number of overall hits
-system.cpu1.dcache.overall_hits::total       19306305                       # number of overall hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        72399                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        72399                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data     19256236                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total        19256236                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data     19306336                       # number of overall hits
+system.cpu1.dcache.overall_hits::total       19306336                       # number of overall hits
 system.cpu1.dcache.ReadReq_misses::cpu1.data       136638                       # number of ReadReq misses
 system.cpu1.dcache.ReadReq_misses::total       136638                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data        92461                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total        92461                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data        92454                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total        92454                       # number of WriteReq misses
 system.cpu1.dcache.SoftPFReq_misses::cpu1.data        30718                       # number of SoftPFReq misses
 system.cpu1.dcache.SoftPFReq_misses::total        30718                       # number of SoftPFReq misses
 system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         5318                       # number of LoadLockedReq misses
 system.cpu1.dcache.LoadLockedReq_misses::total         5318                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data        22562                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total        22562                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       229099                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        229099                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       259817                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       259817                       # number of overall misses
-system.cpu1.dcache.ReadReq_accesses::cpu1.data     11995338                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total     11995338                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      7489966                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      7489966                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data        22580                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total        22580                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       229092                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        229092                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       259810                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       259810                       # number of overall misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.data     11995354                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total     11995354                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data      7489974                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total      7489974                       # number of WriteReq accesses(hits+misses)
 system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        80818                       # number of SoftPFReq accesses(hits+misses)
 system.cpu1.dcache.SoftPFReq_accesses::total        80818                       # number of SoftPFReq accesses(hits+misses)
 system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        96765                       # number of LoadLockedReq accesses(hits+misses)
 system.cpu1.dcache.LoadLockedReq_accesses::total        96765                       # number of LoadLockedReq accesses(hits+misses)
 system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        94979                       # number of StoreCondReq accesses(hits+misses)
 system.cpu1.dcache.StoreCondReq_accesses::total        94979                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data     19485304                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total     19485304                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data     19566122                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total     19566122                       # number of overall (read+write) accesses
+system.cpu1.dcache.demand_accesses::cpu1.data     19485328                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total     19485328                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data     19566146                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total     19566146                       # number of overall (read+write) accesses
 system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.011391                       # miss rate for ReadReq accesses
 system.cpu1.dcache.ReadReq_miss_rate::total     0.011391                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.012345                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.012345                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.012344                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.012344                       # miss rate for WriteReq accesses
 system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.380089                       # miss rate for SoftPFReq accesses
 system.cpu1.dcache.SoftPFReq_miss_rate::total     0.380089                       # miss rate for SoftPFReq accesses
 system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.054958                       # miss rate for LoadLockedReq accesses
 system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.054958                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.237547                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237547                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.011758                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.011758                       # miss rate for demand accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.237737                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237737                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.011757                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.011757                       # miss rate for demand accesses
 system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013279                       # miss rate for overall accesses
 system.cpu1.dcache.overall_miss_rate::total     0.013279                       # miss rate for overall accesses
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
@@ -871,9 +872,9 @@ system.cpu1.dcache.writebacks::writebacks       191946                       # n
 system.cpu1.dcache.writebacks::total           191946                       # number of writebacks
 system.cpu1.icache.tags.replacements           523401                       # number of replacements
 system.cpu1.icache.tags.tagsinuse          499.711077                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs           53148863                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.total_refs           53148935                       # Total number of references to valid blocks.
 system.cpu1.icache.tags.sampled_refs           523913                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs           101.445971                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.avg_refs           101.446108                       # Average number of references to valid blocks.
 system.cpu1.icache.tags.warmup_cycle      76931404500                       # Cycle when the warmup percentage was hit.
 system.cpu1.icache.tags.occ_blocks::cpu1.inst   499.711077                       # Average occupied blocks per requestor
 system.cpu1.icache.tags.occ_percent::cpu1.inst     0.975998                       # Average percentage of cache occupancy
@@ -882,26 +883,26 @@ system.cpu1.icache.tags.occ_task_id_blocks::1024          512
 system.cpu1.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
 system.cpu1.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses        107869465                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses       107869465                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst     53148863                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total       53148863                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst     53148863                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total        53148863                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst     53148863                       # number of overall hits
-system.cpu1.icache.overall_hits::total       53148863                       # number of overall hits
+system.cpu1.icache.tags.tag_accesses        107869609                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses       107869609                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst     53148935                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total       53148935                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst     53148935                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total        53148935                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst     53148935                       # number of overall hits
+system.cpu1.icache.overall_hits::total       53148935                       # number of overall hits
 system.cpu1.icache.ReadReq_misses::cpu1.inst       523913                       # number of ReadReq misses
 system.cpu1.icache.ReadReq_misses::total       523913                       # number of ReadReq misses
 system.cpu1.icache.demand_misses::cpu1.inst       523913                       # number of demand (read+write) misses
 system.cpu1.icache.demand_misses::total        523913                       # number of demand (read+write) misses
 system.cpu1.icache.overall_misses::cpu1.inst       523913                       # number of overall misses
 system.cpu1.icache.overall_misses::total       523913                       # number of overall misses
-system.cpu1.icache.ReadReq_accesses::cpu1.inst     53672776                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total     53672776                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst     53672776                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total     53672776                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst     53672776                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total     53672776                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_accesses::cpu1.inst     53672848                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total     53672848                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst     53672848                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total     53672848                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst     53672848                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total     53672848                       # number of overall (read+write) accesses
 system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.009761                       # miss rate for ReadReq accesses
 system.cpu1.icache.ReadReq_miss_rate::total     0.009761                       # miss rate for ReadReq accesses
 system.cpu1.icache.demand_miss_rate::cpu1.inst     0.009761                       # miss rate for demand accesses
@@ -922,88 +923,88 @@ system.cpu1.l2cache.prefetcher.pfBufferHit            0                       #
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
 system.cpu1.l2cache.prefetcher.pfSpanPage            0                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements           47378                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       15226.816500                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs           1184475                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs           62425                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs           18.974369                       # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.replacements           47503                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       15229.973296                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs           1184897                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs           62526                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs           18.950469                       # Average number of references to valid blocks.
 system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 15223.544149                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     1.255151                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.017200                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.929171                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000077                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_blocks::writebacks 15227.338556                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     0.619660                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.015081                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.929403                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000038                       # Average percentage of cache occupancy
 system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000123                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.929371                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           20                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        15027                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_percent::total     0.929564                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           18                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        15005                       # Occupied blocks per task id
 system.cpu1.l2cache.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
 system.cpu1.l2cache.tags.age_task_id_blocks_1023::3            3                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           11                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          526                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         9441                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         5060                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.001221                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.917175                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses        24501973                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses       24501973                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker         3627                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         1923                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total          5550                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks       121108                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total       121108                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks       583081                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total       583081                       # number of WritebackClean hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data        19862                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total        19862                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       510444                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total       510444                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        99124                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total        99124                       # number of ReadSharedReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker         3627                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker         1923                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst       510444                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data       118986                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total         634980                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker         3627                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker         1923                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst       510444                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data       118986                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total        634980                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          338                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          268                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total          606                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        28846                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total        28846                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        22562                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total        22562                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data        43753                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total        43753                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        13469                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total        13469                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        73550                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total        73550                       # number of ReadSharedReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          338                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker          268                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst        13469                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data       117303                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total       131378                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          338                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker          268                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst        13469                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data       117303                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total       131378                       # number of overall misses
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4            9                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          529                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         9469                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         5007                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.001099                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.915833                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses        24502168                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses       24502168                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker         3621                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         1918                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total          5539                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks       121092                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total       121092                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks       583097                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total       583097                       # number of WritebackClean hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data        19779                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total        19779                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       510372                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total       510372                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        99144                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total        99144                       # number of ReadSharedReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker         3621                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker         1918                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst       510372                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data       118923                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total         634834                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker         3621                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker         1918                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst       510372                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data       118923                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total        634834                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          344                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          273                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total          617                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        28839                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total        28839                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        22580                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total        22580                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data        43836                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total        43836                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        13541                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total        13541                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        73530                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total        73530                       # number of ReadSharedReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          344                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker          273                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst        13541                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data       117366                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total       131524                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          344                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker          273                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst        13541                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data       117366                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total       131524                       # number of overall misses
 system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker         3965                       # number of ReadReq accesses(hits+misses)
 system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         2191                       # number of ReadReq accesses(hits+misses)
 system.cpu1.l2cache.ReadReq_accesses::total         6156                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks       121108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total       121108                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks       583081                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total       583081                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        28846                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total        28846                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        22562                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total        22562                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks       121092                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total       121092                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks       583097                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total       583097                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        28839                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total        28839                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        22580                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total        22580                       # number of SCUpgradeReq accesses(hits+misses)
 system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        63615                       # number of ReadExReq accesses(hits+misses)
 system.cpu1.l2cache.ReadExReq_accesses::total        63615                       # number of ReadExReq accesses(hits+misses)
 system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       523913                       # number of ReadCleanReq accesses(hits+misses)
@@ -1020,78 +1021,78 @@ system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         2191
 system.cpu1.l2cache.overall_accesses::cpu1.inst       523913                       # number of overall (read+write) accesses
 system.cpu1.l2cache.overall_accesses::cpu1.data       236289                       # number of overall (read+write) accesses
 system.cpu1.l2cache.overall_accesses::total       766358                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.085246                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.122319                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.098441                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.086759                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.124601                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.100227                       # miss rate for ReadReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.687778                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.687778                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.025708                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.025708                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.425947                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.425947                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.085246                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.122319                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.025708                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.496439                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.171432                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.085246                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.122319                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.025708                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.496439                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.171432                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.689083                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.689083                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.025846                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.025846                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.425831                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.425831                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.086759                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.124601                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.025846                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.496705                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.171622                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.086759                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.124601                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.025846                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.496705                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.171622                       # miss rate for overall accesses
 system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.writebacks::writebacks        32706                       # number of writebacks
-system.cpu1.l2cache.writebacks::total           32706                       # number of writebacks
-system.cpu1.toL2Bus.snoop_filter.tot_requests      1533509                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests       773310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.l2cache.writebacks::writebacks        32790                       # number of writebacks
+system.cpu1.l2cache.writebacks::total           32790                       # number of writebacks
+system.cpu1.toL2Bus.snoop_filter.tot_requests      1533520                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests       773321                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
 system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        11158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops       166217                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       164146                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         2071                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops       166202                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       164239                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         1963                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.cpu1.toL2Bus.trans_dist::ReadReq         12750                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::ReadResp       709337                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::WriteReq         2505                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::WriteResp         2505                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty       121108                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean       594239                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq        28846                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        22562                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp        51408                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty       121092                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean       594255                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq        28839                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        22580                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp        51419                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::ReadExReq        63615                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::ReadExResp        63615                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::ReadCleanReq       523913                       # Transaction distribution
 system.cpu1.toL2Bus.trans_dist::ReadSharedReq       172674                       # Transaction distribution
 system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1571581                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       778800                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       778822                       # Packet count per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         6616                       # Packet count per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        12080                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total          2369077                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total          2369099                       # Packet count per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     67028804                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     27426222                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side        13232                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        24160                       # Cumulative packet size per connected master and slave (bytes)
 system.cpu1.toL2Bus.pkt_size::total          94492418                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                     347790                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples      1820349                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.108308                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.314409                       # Request fanout histogram
+system.cpu1.toL2Bus.snoops                     347973                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples      1820541                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.108229                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.314122                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0           1625261     89.28%     89.28% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1            193017     10.60%     99.89% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2              2071      0.11%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0           1625468     89.28%     89.28% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1            193110     10.61%     99.89% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2              1963      0.11%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total       1820349                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::total       1820541                       # Request fanout histogram
 system.iobus.trans_dist::ReadReq                30995                       # Transaction distribution
 system.iobus.trans_dist::ReadResp               30995                       # Transaction distribution
 system.iobus.trans_dist::WriteReq               59419                       # Transaction distribution
@@ -1143,12 +1144,12 @@ system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321
 system.iobus.pkt_size_system.realview.ide.dma::total      2321248                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size::total                  2484014                       # Cumulative packet size per connected master and slave (bytes)
 system.iocache.tags.replacements                36442                       # number of replacements
-system.iocache.tags.tagsinuse               14.586086                       # Cycle average of tags in use
+system.iocache.tags.tagsinuse               14.586085                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
 system.iocache.tags.sampled_refs                36458                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         246641286009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide    14.586086                       # Average occupied blocks per requestor
+system.iocache.tags.warmup_cycle         246641287009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide    14.586085                       # Average occupied blocks per requestor
 system.iocache.tags.occ_percent::realview.ide     0.911630                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::total       0.911630                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
@@ -1188,225 +1189,231 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           36190                       # number of writebacks
 system.iocache.writebacks::total                36190                       # number of writebacks
-system.l2c.tags.replacements                   107729                       # number of replacements
-system.l2c.tags.tagsinuse                62410.633039                       # Cycle average of tags in use
-system.l2c.tags.total_refs                     243914                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   168410                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     1.448334                       # Average number of references to valid blocks.
+system.l2c.tags.replacements                   107745                       # number of replacements
+system.l2c.tags.tagsinuse                62386.756535                       # Cycle average of tags in use
+system.l2c.tags.total_refs                     243993                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   168404                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     1.448855                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   48132.772899                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker     5.010469                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::writebacks   48109.911781                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker     5.010811                       # Average occupied blocks per requestor
 system.l2c.tags.occ_blocks::cpu0.itb.walker     0.030814                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     7764.318269                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     4071.663088                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     1666.007629                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      770.829870                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.734448                       # Average percentage of cache occupancy
+system.l2c.tags.occ_blocks::cpu0.inst     7778.233869                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     4058.534945                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     1666.123091                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      768.911224                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.734099                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000076                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.118474                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.062129                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.025421                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.011762                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.952311                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.118686                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.061928                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.025423                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.011733                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.951946                       # Average percentage of cache occupancy
 system.l2c.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        60675                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        60653                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         1869                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3        13225                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        45497                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1           52                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         1824                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3        13234                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        45523                       # Occupied blocks per task id
 system.l2c.tags.occ_task_id_percent::1023     0.000092                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.925827                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                  5179303                       # Number of tag accesses
-system.l2c.tags.data_accesses                 5179303                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       225726                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          225726                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data             564                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data             115                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                 679                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data            81                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data            38                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total               119                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            13900                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data             3040                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total                16940                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker           77                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker           58                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst        25005                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data        76077                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           34                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker           35                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst        11094                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data        11733                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           124113                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker            77                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker            58                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst               25005                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data               89977                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker            34                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker            35                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst               11094                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data               14773                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                  141053                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker           77                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker           58                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst              25005                       # number of overall hits
-system.l2c.overall_hits::cpu0.data              89977                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker           34                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker           35                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst              11094                       # number of overall hits
-system.l2c.overall_hits::cpu1.data              14773                       # number of overall hits
-system.l2c.overall_hits::total                 141053                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data          9970                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          3255                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             13225                       # number of UpgradeReq misses
+system.l2c.tags.occ_task_id_percent::1024     0.925491                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                  5181909                       # Number of tag accesses
+system.l2c.tags.data_accesses                 5181909                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       225821                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          225821                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data             557                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data             103                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                 660                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data            84                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data            42                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total               126                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            14022                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data             3121                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total                17143                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker           71                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker           67                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst        24898                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data        76097                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           46                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker           38                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst        11147                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data        11696                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           124060                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker            71                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker            67                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst               24898                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data               90119                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker            46                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker            38                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst               11147                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               14817                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                  141203                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker           71                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker           67                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst              24898                       # number of overall hits
+system.l2c.overall_hits::cpu0.data              90119                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker           46                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker           38                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst              11147                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              14817                       # number of overall hits
+system.l2c.overall_hits::total                 141203                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          9957                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          3262                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             13219                       # number of UpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu0.data          737                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data         1148                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total            1885                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data         136548                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          15822                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             152370                       # number of ReadExReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data         1139                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total            1876                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data         136539                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          15807                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             152346                       # number of ReadExReq misses
 system.l2c.ReadSharedReq_misses::cpu0.dtb.walker            8                       # number of ReadSharedReq misses
 system.l2c.ReadSharedReq_misses::cpu0.itb.walker            2                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        16778                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data        11188                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst         2375                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         1125                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total          31476                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        16771                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data        11196                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst         2394                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         1129                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total          31500                       # number of ReadSharedReq misses
 system.l2c.demand_misses::cpu0.dtb.walker            8                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.itb.walker            2                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             16778                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data            147736                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              2375                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             16947                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst             16771                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data            147735                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              2394                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             16936                       # number of demand (read+write) misses
 system.l2c.demand_misses::total                183846                       # number of demand (read+write) misses
 system.l2c.overall_misses::cpu0.dtb.walker            8                       # number of overall misses
 system.l2c.overall_misses::cpu0.itb.walker            2                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            16778                       # number of overall misses
-system.l2c.overall_misses::cpu0.data           147736                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             2375                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            16947                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst            16771                       # number of overall misses
+system.l2c.overall_misses::cpu0.data           147735                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             2394                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            16936                       # number of overall misses
 system.l2c.overall_misses::total               183846                       # number of overall misses
-system.l2c.WritebackDirty_accesses::writebacks       225726                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       225726                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        10534                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         3370                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           13904                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data          818                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data         1186                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total          2004                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       150448                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data        18862                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           169310                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker           85                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst        41783                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data        87265                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           34                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           35                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst        13469                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data        12858                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       155589                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker           85                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker           60                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst           41783                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          237713                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker           34                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker           35                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst           13469                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data           31720                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total              324899                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker           85                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker           60                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst          41783                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         237713                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker           34                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker           35                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst          13469                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data          31720                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total             324899                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.946459                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.965875                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.951165                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.900978                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.967960                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.940619                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.907609                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.838829                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.899947                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.094118                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.033333                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.401551                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.128207                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.176331                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.087494                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.202302                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.094118                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.033333                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.401551                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.621489                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.176331                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.534269                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.565856                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.094118                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.033333                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.401551                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.621489                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.176331                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.534269                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.565856                       # miss rate for overall accesses
+system.l2c.WritebackDirty_accesses::writebacks       225821                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       225821                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        10514                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         3365                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           13879                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data          821                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data         1181                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total          2002                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data       150561                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data        18928                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           169489                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker           79                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           69                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst        41669                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data        87293                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           46                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           38                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst        13541                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        12825                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       155560                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker           79                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker           69                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst           41669                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          237854                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker           46                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker           38                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst           13541                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data           31753                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total              325049                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker           79                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker           69                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst          41669                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         237854                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker           46                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker           38                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst          13541                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data          31753                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total             325049                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.947023                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.969391                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.952446                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.897686                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.964437                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.937063                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.906868                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.835112                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.898855                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.101266                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.028986                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.402481                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.128258                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.176796                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.088031                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.202494                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.101266                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.028986                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.402481                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.621116                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.176796                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.533367                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.565595                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.101266                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.028986                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.402481                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.621116                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.176796                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.533367                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.565595                       # miss rate for overall accesses
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               96268                       # number of writebacks
-system.l2c.writebacks::total                    96268                       # number of writebacks
+system.l2c.writebacks::writebacks               96240                       # number of writebacks
+system.l2c.writebacks::total                    96240                       # number of writebacks
+system.membus.snoop_filter.tot_requests        462691                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       248163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          501                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               43996                       # Transaction distribution
-system.membus.trans_dist::ReadResp              75724                       # Transaction distribution
+system.membus.trans_dist::ReadResp              75748                       # Transaction distribution
 system.membus.trans_dist::WriteReq              30846                       # Transaction distribution
 system.membus.trans_dist::WriteResp             30846                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       132458                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             8718                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            60357                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq          40887                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp           15566                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            152312                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           151914                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         31728                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       132430                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             8725                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            60386                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq          40885                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp           15565                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            152277                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           151876                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         31752                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
 system.membus.trans_dist::InvalidateResp        36224                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107876                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           34                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13474                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       617022                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       738406                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       617002                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       738386                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       109394                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::total       109394                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 847800                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 847780                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162766                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           68                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        26948                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17954824                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     18144606                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     17952136                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     18141918                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2332288                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2332288                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                20476894                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                20474206                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            537526                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.snoop_fanout::samples            537521                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.010364                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.101276                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  537526    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  531950     98.96%     98.96% # Request fanout histogram
+system.membus.snoop_fanout::1                    5571      1.04%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              537526                       # Request fanout histogram
+system.membus.snoop_fanout::total              537521                       # Request fanout histogram
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
 system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
@@ -1448,41 +1455,41 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests       862694                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests       444199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       128774                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops           9862                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops         9376                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops          486                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_requests       863181                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests       444499                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       128781                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops           9832                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops         9332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops          500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.toL2Bus.trans_dist::ReadReq              44000                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp            301670                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp            301660                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             30846                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            30846                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       225726                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict           64248                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq           60580                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq         41006                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp         101586                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           213448                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          213448                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       257670                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1161849                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       423225                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               1585074                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     34444668                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side     10399858                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total               44844526                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          180900                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          1118187                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.282688                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.451270                       # Request fanout histogram
+system.toL2Bus.trans_dist::WritebackDirty       225821                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict           64447                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq           60576                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq         41011                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp         101587                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           213650                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          213650                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       257660                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1162060                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       423694                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               1585754                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     34449020                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side     10413874                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total               44862894                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          113289                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          1051063                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.300803                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.459644                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                 802575     71.77%     71.77% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 315126     28.18%     99.96% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    486      0.04%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                 735400     69.97%     69.97% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 315163     29.99%     99.95% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                    500      0.05%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            1118187                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::total            1051063                       # Request fanout histogram
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
index d5c7e4211..491924c10 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.783855                       # Nu
 sim_ticks                                2783854535000                       # Number of ticks simulated
 final_tick                               2783854535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1225194                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1491477                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            23889629831                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 578692                       # Number of bytes of host memory used
-host_seconds                                   116.53                       # Real time elapsed on the host
+host_inst_rate                                 888036                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1081042                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            17315504636                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 573724                       # Number of bytes of host memory used
+host_seconds                                   160.77                       # Real time elapsed on the host
 sim_insts                                   142771651                       # Number of instructions simulated
 sim_ops                                     173801592                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt
index 28d366488..89a189084 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing-dual/stats.txt
@@ -1,155 +1,155 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.871806                       # Number of seconds simulated
-sim_ticks                                2871806231000                       # Number of ticks simulated
-final_tick                               2871806231000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.869789                       # Number of seconds simulated
+sim_ticks                                2869788970000                       # Number of ticks simulated
+final_tick                               2869788970000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 717242                       # Simulator instruction rate (inst/s)
-host_op_rate                                   867543                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            15665668571                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 616200                       # Number of bytes of host memory used
-host_seconds                                   183.32                       # Real time elapsed on the host
-sim_insts                                   131483712                       # Number of instructions simulated
-sim_ops                                     159036662                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 543935                       # Simulator instruction rate (inst/s)
+host_op_rate                                   657921                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            11865725522                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 611884                       # Number of bytes of host memory used
+host_seconds                                   241.86                       # Real time elapsed on the host
+sim_insts                                   131553572                       # Number of instructions simulated
+sim_ops                                     159121620                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker          384                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker          448                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.itb.walker          128                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst          1158756                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          1268260                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.l2cache.prefetcher      8634112                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           151380                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data           543380                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.l2cache.prefetcher       351296                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst          1162532                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          1281572                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher      8557696                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           146452                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data           567572                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher       385664                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             12108656                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst      1158756                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       151380                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1310136                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      8536192                       # Number of bytes written to this memory
+system.physmem.bytes_read::total             12103024                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst      1162532                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       146452                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1308984                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      8649280                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu0.data         17524                       # Number of bytes written to this memory
 system.physmem.bytes_written::cpu1.data            40                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           8553756                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker            6                       # Number of read requests responded to by this memory
+system.physmem.bytes_written::total           8666844                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.itb.walker            2                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             26559                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             20336                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.l2cache.prefetcher       134908                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst              2520                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data              8511                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.l2cache.prefetcher         5489                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             26618                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             20544                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher       133714                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              2443                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data              8889                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher         6026                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                198346                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          133378                       # Number of write requests responded to by this memory
+system.physmem.num_reads::total                198258                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          135145                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4381                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data               10                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               137769                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker           134                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_writes::total               139536                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker           156                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu0.itb.walker            45                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              403494                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data              441625                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.l2cache.prefetcher      3006509                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst               52712                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data              189212                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.l2cache.prefetcher       122326                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide              334                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4216390                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         403494                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst          52712                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             456206                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2972412                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               6102                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              405093                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data              446574                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher      2981995                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst               51032                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data              197775                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher       134388                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide              335                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4217392                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         405093                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst          51032                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             456126                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3013908                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6106                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                 14                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                2978528                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2972412                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker          134                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3020028                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3013908                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker          156                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.itb.walker           45                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             403494                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data             447727                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.l2cache.prefetcher      3006509                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst              52712                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data             189226                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.l2cache.prefetcher       122326                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide             334                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7194919                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        198346                       # Number of read requests accepted
-system.physmem.writeReqs                       137769                       # Number of write requests accepted
-system.physmem.readBursts                      198346                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     137769                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 12684736                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      9408                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   8566272                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  12108656                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                8553756                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                      147                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                    3895                       # Number of DRAM write bursts merged with an existing one
+system.physmem.bw_total::cpu0.inst             405093                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data             452680                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher      2981995                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst              51032                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data             197789                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher       134388                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide             335                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                7237420                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        198258                       # Number of read requests accepted
+system.physmem.writeReqs                       139536                       # Number of write requests accepted
+system.physmem.readBursts                      198258                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     139536                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 12678976                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      9536                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   8679232                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  12103024                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                8666844                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      149                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts                    3896                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               11680                       # Per bank write bursts
-system.physmem.perBankRdBursts::1               11729                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               12020                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               11779                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               20245                       # Per bank write bursts
-system.physmem.perBankRdBursts::5               11824                       # Per bank write bursts
-system.physmem.perBankRdBursts::6               12521                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               12818                       # Per bank write bursts
-system.physmem.perBankRdBursts::8               12201                       # Per bank write bursts
-system.physmem.perBankRdBursts::9               12749                       # Per bank write bursts
-system.physmem.perBankRdBursts::10              11883                       # Per bank write bursts
-system.physmem.perBankRdBursts::11              11375                       # Per bank write bursts
-system.physmem.perBankRdBursts::12              11512                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              11780                       # Per bank write bursts
-system.physmem.perBankRdBursts::14              10986                       # Per bank write bursts
-system.physmem.perBankRdBursts::15              11097                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                8306                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                8598                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                8866                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                8386                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7973                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                8273                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                8936                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                8926                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                8615                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                9047                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               8395                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               8237                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               8245                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7999                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7661                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               7385                       # Per bank write bursts
+system.physmem.perBankRdBursts::0               11529                       # Per bank write bursts
+system.physmem.perBankRdBursts::1               11853                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               12105                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               12154                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               20931                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               12788                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               12012                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               12170                       # Per bank write bursts
+system.physmem.perBankRdBursts::8               12327                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               12530                       # Per bank write bursts
+system.physmem.perBankRdBursts::10              11492                       # Per bank write bursts
+system.physmem.perBankRdBursts::11              10989                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              11634                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              11866                       # Per bank write bursts
+system.physmem.perBankRdBursts::14              10750                       # Per bank write bursts
+system.physmem.perBankRdBursts::15              10979                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                8343                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                8774                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                9050                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                8765                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                8633                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                9228                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                8690                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                8516                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                8766                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                8956                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               8280                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               8060                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               8431                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               8106                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               7529                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               7486                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          23                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2871805791000                       # Total gap between requests
+system.physmem.numWrRetry                          45                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2869788469000                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                    9732                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      28                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  188586                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  188498                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                   4391                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 133378                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    139268                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                     15633                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                     10299                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                      8733                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                      6919                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                      5418                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                      4551                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                      3807                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                      3363                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                        88                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                       59                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                       39                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                       13                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        7                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        2                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 135145                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    138706                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                     15839                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                     10261                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3                      8725                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4                      6930                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5                      5461                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6                      4641                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7                      3898                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8                      3401                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9                        95                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10                       62                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11                       46                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12                       23                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13                       12                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14                        5                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15                        3                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16                        1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
@@ -180,159 +180,161 @@ system.physmem.wrQLenPdf::11                        1                       # Wh
 system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     2693                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3746                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     5145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     5069                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     6471                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     6514                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     6841                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     7304                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     7920                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     7786                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     8498                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     9425                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     8154                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     8749                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                    10972                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     8700                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     7710                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     7561                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1075                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      375                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      275                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      211                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      203                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      176                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      136                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      112                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      129                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      120                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                      113                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      150                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                       83                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                       99                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                       84                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       93                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      124                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       88                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                       92                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       65                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       64                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       80                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                       70                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       54                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       46                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       53                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                       63                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       31                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       81                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        87931                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      241.677497                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     136.342742                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     304.582310                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          46815     53.24%     53.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        17415     19.81%     73.05% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         6112      6.95%     80.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3386      3.85%     83.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2470      2.81%     86.66% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1473      1.68%     88.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895          853      0.97%     89.30% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023          929      1.06%     90.36% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         8478      9.64%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          87931                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          6424                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        30.852584                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      590.448326                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           6422     99.97%     99.97% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::47104-49151            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            6424                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          6424                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        20.835616                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.963518                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       13.817635                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            5349     83.27%     83.27% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             441      6.86%     90.13% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              73      1.14%     91.27% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              47      0.73%     92.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              38      0.59%     92.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              25      0.39%     92.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              52      0.81%     93.79% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              19      0.30%     94.08% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             115      1.79%     95.87% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55              11      0.17%     96.05% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59              10      0.16%     96.20% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              10      0.16%     96.36% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              81      1.26%     97.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               9      0.14%     97.76% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               4      0.06%     97.82% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              28      0.44%     98.26% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83              75      1.17%     99.42% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               5      0.08%     99.50% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               3      0.05%     99.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::92-95               3      0.05%     99.60% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             2      0.03%     99.63% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::120-123             1      0.02%     99.64% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131            10      0.16%     99.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::132-135             1      0.02%     99.81% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             1      0.02%     99.83% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             7      0.11%     99.94% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::148-151             1      0.02%     99.95% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.02%     99.97% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             2      0.03%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            6424                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     4482627455                       # Total ticks spent queuing
-system.physmem.totMemAccLat                8198858705                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    990995000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       22616.80                       # Average queueing delay per DRAM burst
+system.physmem.wrQLenPdf::15                     2819                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     3840                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     4673                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     5706                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     6587                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     6581                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     7205                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     7662                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     8640                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     8482                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     9948                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                    10382                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     8582                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     8458                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     9785                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     8058                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     7351                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     7133                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      283                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      227                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      185                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      141                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      116                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      150                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      143                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      119                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      123                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      177                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      170                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      196                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      157                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      192                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      145                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                       96                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                      116                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                       80                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       72                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53                       55                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54                       73                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       66                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       62                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       68                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       55                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       60                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       59                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       61                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       65                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                      113                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        89189                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      239.470607                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     135.176312                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     302.792926                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          47900     53.71%     53.71% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        17682     19.83%     73.53% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         5838      6.55%     80.08% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3495      3.92%     84.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2471      2.77%     86.77% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1457      1.63%     88.40% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895         1048      1.18%     89.57% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023          998      1.12%     90.69% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         8300      9.31%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          89189                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          6684                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        29.638989                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      578.089254                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           6683     99.99%     99.99% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::47104-49151            1      0.01%    100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total            6684                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          6684                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.289198                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.751921                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       12.518584                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            5662     84.71%     84.71% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23             280      4.19%     88.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27              70      1.05%     89.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              44      0.66%     90.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             285      4.26%     94.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              29      0.43%     95.30% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              28      0.42%     95.72% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              27      0.40%     96.13% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              17      0.25%     96.38% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55              10      0.15%     96.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               5      0.07%     96.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               9      0.13%     96.74% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             159      2.38%     99.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               2      0.03%     99.15% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75              11      0.16%     99.31% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               1      0.01%     99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               9      0.13%     99.46% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               1      0.01%     99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91               2      0.03%     99.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               1      0.01%     99.52% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             1      0.01%     99.54% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             6      0.09%     99.63% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123             2      0.03%     99.66% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131             8      0.12%     99.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135             5      0.07%     99.85% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             1      0.01%     99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::148-151             2      0.03%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::152-155             1      0.01%     99.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             2      0.03%     99.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::172-175             2      0.03%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::180-183             1      0.01%     99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             1      0.01%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            6684                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     4572923146                       # Total ticks spent queuing
+system.physmem.totMemAccLat                8287466896                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    990545000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                       23082.86                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  41366.80                       # Average memory access latency per DRAM burst
+system.physmem.avgMemAccLat                  41832.86                       # Average memory access latency per DRAM burst
 system.physmem.avgRdBW                           4.42                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           2.98                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgWrBW                           3.02                       # Average achieved write bandwidth in MiByte/s
 system.physmem.avgRdBWSys                        4.22                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        2.98                       # Average system write bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        3.02                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.06                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.19                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        24.41                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     165480                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     78635                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.49                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  58.74                       # Row buffer hit rate for writes
-system.physmem.avgGap                      8544116.72                       # Average gap between requests
-system.physmem.pageHitRate                      73.51                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  342929160                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  187114125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 816004800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                442350720                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           187572184800                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            85984866225                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1647656379000                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1923001828830                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.614852                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2740877422516                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     95895800000                       # Time in different power states
+system.physmem.avgRdQLen                         1.03                       # Average read queue length when enqueuing
+system.physmem.avgWrQLen                        24.56                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     165757                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     78775                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   83.67                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  58.08                       # Row buffer hit rate for writes
+system.physmem.avgGap                      8495676.27                       # Average gap between requests
+system.physmem.pageHitRate                      73.27                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  348221160                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  190001625                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 823219800                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                453593520                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           187440467760                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            84729045645                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1647547992750                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1921532542260                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              669.573415                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2740710561422                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     95828460000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     35029624984                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     33249852578                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  321829200                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  175601250                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 729939600                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                424984320                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           187572184800                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            85018582845                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1648503996000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1922747118015                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.526158                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2742296701194                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     95895800000                       # Time in different power states
+system.physmem_1.actEnergy                  326047680                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  177903000                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 722022600                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                425178720                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           187440467760                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            84061532610                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1648133530500                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1921286682870                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              669.487743                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2741691176386                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     95828460000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     33613567806                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     32266572364                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::cpu1.inst           48                       # Number of bytes read from this memory
@@ -388,56 +390,60 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                     8733                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort                8733                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level1         1652                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level2         7081                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walkWaitTime::samples         8733                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0           8733    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total         8733                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples         7215                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 12160.221760                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 11349.326630                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev  6137.175819                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-32767         7184     99.57%     99.57% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::32768-65535           27      0.37%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-163839            3      0.04%     99.99% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::294912-327679            1      0.01%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total         7215                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples   1809726500                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0     1809726500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total   1809726500                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         5610     77.75%     77.75% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1605     22.25%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         7215                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         8733                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                     7943                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort                7943                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level1         1501                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level2         6442                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walkWaitTime::samples         7943                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0           7943    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total         7943                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples         6549                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 12300.885631                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 11415.801761                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev  5728.954139                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-16383         6064     92.59%     92.59% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::16384-32767          441      6.73%     99.33% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::32768-49151           34      0.52%     99.85% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::49152-65535            4      0.06%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::81920-98303            2      0.03%     99.94% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::98304-114687            2      0.03%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::131072-147455            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::180224-196607            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total         6549                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples   1125817500                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0     1125817500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total   1125817500                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         5087     77.68%     77.68% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1462     22.32%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         6549                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         7943                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         8733                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         7215                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         7943                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         6549                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         7215                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        15948                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         6549                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        14492                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    25746594                       # DTB read hits
-system.cpu0.dtb.read_misses                      7520                       # DTB read misses
-system.cpu0.dtb.write_hits                   19247313                       # DTB write hits
-system.cpu0.dtb.write_misses                     1213                       # DTB write misses
+system.cpu0.dtb.read_hits                    25156507                       # DTB read hits
+system.cpu0.dtb.read_misses                      6829                       # DTB read misses
+system.cpu0.dtb.write_hits                   18749940                       # DTB write hits
+system.cpu0.dtb.write_misses                     1114                       # DTB write misses
 system.cpu0.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3753                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_entries                    3456                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                  1863                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                  1731                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      321                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                25754114                       # DTB read accesses
-system.cpu0.dtb.write_accesses               19248526                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      282                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                25163336                       # DTB read accesses
+system.cpu0.dtb.write_accesses               18751054                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         44993907                       # DTB hits
-system.cpu0.dtb.misses                           8733                       # DTB misses
-system.cpu0.dtb.accesses                     45002640                       # DTB accesses
+system.cpu0.dtb.hits                         43906447                       # DTB hits
+system.cpu0.dtb.misses                           7943                       # DTB misses
+system.cpu0.dtb.accesses                     43914390                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -467,39 +473,42 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                     3674                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort                3674                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walksShortTerminationLevel::Level1          320                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksShortTerminationLevel::Level2         3354                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples         3674                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0           3674    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total         3674                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples         2576                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 12667.119565                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 11857.484982                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev  6117.849264                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::0-16383         2266     87.97%     87.97% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::16384-32767          279     10.83%     98.80% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::32768-49151           28      1.09%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::49152-65535            1      0.04%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::131072-147455            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::163840-180223            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total         2576                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples   1809154500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     1809154500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total   1809154500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         2256     87.58%     87.58% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          320     12.42%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         2576                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                     3349                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort                3349                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walksShortTerminationLevel::Level1          299                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksShortTerminationLevel::Level2         3050                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples         3349                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0           3349    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         3349                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples         2333                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 12856.622375                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 12024.130170                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev  5718.443506                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-8191          360     15.43%     15.43% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::8192-16383         1695     72.65%     88.08% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::16384-24575          216      9.26%     97.34% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::24576-32767           29      1.24%     98.59% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::32768-40959           29      1.24%     99.83% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::49152-57343            1      0.04%     99.87% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::57344-65535            1      0.04%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::90112-98303            1      0.04%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::122880-131071            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total         2333                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples   1125441500                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0     1125441500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total   1125441500                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         2034     87.18%     87.18% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          299     12.82%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         2333                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3674                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3674                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3349                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3349                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2576                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2576                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total         6250                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                   121577578                       # ITB inst hits
-system.cpu0.itb.inst_misses                      3674                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2333                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2333                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total         5682                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                   119016789                       # ITB inst hits
+system.cpu0.itb.inst_misses                      3349                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
@@ -508,768 +517,763 @@ system.cpu0.itb.flush_tlb                          66                       # Nu
 system.cpu0.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    2371                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    2151                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses               121581252                       # ITB inst accesses
-system.cpu0.itb.hits                        121577578                       # DTB hits
-system.cpu0.itb.misses                           3674                       # DTB misses
-system.cpu0.itb.accesses                    121581252                       # DTB accesses
-system.cpu0.numCycles                      5743612462                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses               119020138                       # ITB inst accesses
+system.cpu0.itb.hits                        119016789                       # DTB hits
+system.cpu0.itb.misses                           3349                       # DTB misses
+system.cpu0.itb.accesses                    119020138                       # DTB accesses
+system.cpu0.numCycles                      5739577940                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    1891                       # number of quiesce instructions executed
-system.cpu0.committedInsts                  117761026                       # Number of instructions committed
-system.cpu0.committedOps                    142319020                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses            125932364                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                 11483                       # Number of float alu accesses
-system.cpu0.num_func_calls                   12772321                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts     16008283                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                   125932364                       # number of integer instructions
-system.cpu0.num_fp_insts                        11483                       # number of float instructions
-system.cpu0.num_int_register_reads          231711074                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          87448067                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                8771                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes               2716                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           515452324                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           53494266                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     46150372                       # number of memory refs
-system.cpu0.num_load_insts                   26005626                       # Number of load instructions
-system.cpu0.num_store_insts                  20144746                       # Number of store instructions
-system.cpu0.num_idle_cycles              5456042423.958100                       # Number of idle cycles
-system.cpu0.num_busy_cycles              287570038.041900                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.050068                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.949932                       # Percentage of idle cycles
-system.cpu0.Branches                         29545974                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                 2315      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 99839256     68.33%     68.33% # Class of executed instruction
-system.cpu0.op_class::IntMult                  112113      0.08%     68.41% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc              8315      0.01%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.41% # Class of executed instruction
-system.cpu0.op_class::MemRead                26005626     17.80%     86.21% # Class of executed instruction
-system.cpu0.op_class::MemWrite               20144746     13.79%    100.00% # Class of executed instruction
+system.cpu0.kern.inst.quiesce                    1866                       # number of quiesce instructions executed
+system.cpu0.committedInsts                  115352403                       # Number of instructions committed
+system.cpu0.committedOps                    139380192                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses            123360698                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                  9756                       # Number of float alu accesses
+system.cpu0.num_func_calls                   12675179                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts     15700187                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                   123360698                       # number of integer instructions
+system.cpu0.num_fp_insts                         9756                       # number of float instructions
+system.cpu0.num_int_register_reads          227087076                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          85717148                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads                7496                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes               2264                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           504942673                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           52291767                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     45042977                       # number of memory refs
+system.cpu0.num_load_insts                   25408336                       # Number of load instructions
+system.cpu0.num_store_insts                  19634641                       # Number of store instructions
+system.cpu0.num_idle_cycles              5464040817.996096                       # Number of idle cycles
+system.cpu0.num_busy_cycles              275537122.003904                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.048007                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.951993                       # Percentage of idle cycles
+system.cpu0.Branches                         29113703                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass                 2273      0.00%      0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 97981864     68.45%     68.45% # Class of executed instruction
+system.cpu0.op_class::IntMult                  109763      0.08%     68.53% # Class of executed instruction
+system.cpu0.op_class::IntDiv                        0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc              8197      0.01%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.53% # Class of executed instruction
+system.cpu0.op_class::MemRead                25408336     17.75%     86.28% # Class of executed instruction
+system.cpu0.op_class::MemWrite               19634641     13.72%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                 146112371                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements           733230                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          488.702331                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           44081285                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           733742                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            60.077364                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       1836359000                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   488.702331                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.954497                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.954497                       # Average percentage of cache occupancy
+system.cpu0.op_class::total                 143145074                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements           692159                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          489.914647                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           43035504                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           692671                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            62.129790                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       1151827000                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   489.914647                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.956865                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.956865                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          310                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses         90665231                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses        90665231                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     24440591                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       24440591                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     18493820                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      18493820                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       326163                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       326163                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       374037                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       374037                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       371586                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       371586                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     42934411                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        42934411                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     43260574                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       43260574                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       418663                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       418663                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       337563                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       337563                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data       133473                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       133473                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        22401                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        22401                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu0.data        19896                       # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_misses::total        19896                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       756226                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total        756226                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       889699                       # number of overall misses
-system.cpu0.dcache.overall_misses::total       889699                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5670544000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total   5670544000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6922080500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total   6922080500                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    345375500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    345375500                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    506120500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total    506120500                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1857000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1857000                       # number of StoreCondFailReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data  12592624500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  12592624500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data  12592624500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  12592624500                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     24859254                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     24859254                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     18831383                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     18831383                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       459636                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       459636                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       396438                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       396438                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       391482                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       391482                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     43690637                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     43690637                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     44150273                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     44150273                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016841                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.016841                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.017926                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.017926                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.290388                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.290388                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.056506                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.056506                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.050822                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::total     0.050822                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.017309                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.017309                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.020152                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.020152                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 13544.411615                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 13544.411615                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 20506.040354                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 20506.040354                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15417.860810                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15417.860810                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 25438.304182                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 25438.304182                       # average StoreCondReq miss latency
+system.cpu0.dcache.tags.tag_accesses         88449495                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses        88449495                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     23895287                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       23895287                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     18018355                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      18018355                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       319106                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       319106                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       365501                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       365501                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       362365                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       362365                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     41913642                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        41913642                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     42232748                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       42232748                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       396096                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       396096                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       325040                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       325040                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data       127692                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       127692                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        21584                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        21584                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data        19801                       # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total        19801                       # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data       721136                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total        721136                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       848828                       # number of overall misses
+system.cpu0.dcache.overall_misses::total       848828                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   5078700000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total   5078700000                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5729362000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total   5729362000                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    329182500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    329182500                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data    472585500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total    472585500                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data      1446500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1446500                       # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data  10808062000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  10808062000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data  10808062000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  10808062000                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     24291383                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     24291383                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     18343395                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     18343395                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       446798                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       446798                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       387085                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       387085                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       382166                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       382166                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     42634778                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     42634778                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     43081576                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     43081576                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016306                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.016306                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.017720                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.017720                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.285794                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.285794                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055760                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055760                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.051813                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051813                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016914                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.016914                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.019703                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.019703                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 12821.891663                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 12821.891663                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17626.636722                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 17626.636722                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 15251.227761                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15251.227761                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 23866.749154                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23866.749154                       # average StoreCondReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 16651.932756                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 16651.932756                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 14153.803140                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 14153.803140                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 14987.550199                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 14987.550199                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 12732.923513                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 12732.923513                       # average overall miss latency
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       733230                       # number of writebacks
-system.cpu0.dcache.writebacks::total           733230                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        25285                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total        25285                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            1                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        15695                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        15695                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data        25286                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total        25286                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data        25286                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total        25286                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       393378                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       393378                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       337562                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       337562                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       106333                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       106333                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6706                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6706                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        19896                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::total        19896                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data       730940                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       730940                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data       837273                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       837273                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31817                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31817                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28499                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28499                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        60316                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::total        60316                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4848200000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4848200000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6584514000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6584514000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1737943000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1737943000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    103994500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    103994500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    486281500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    486281500                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1800000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1800000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  11432714000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  11432714000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  13170657000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  13170657000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6628843000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6628843000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6628843000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6628843000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.015824                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015824                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.017926                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017926                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.231342                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.231342                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016916                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016916                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.050822                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.050822                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016730                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.016730                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018964                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.018964                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12324.532638                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12324.532638                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 19506.087771                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19506.087771                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16344.342772                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16344.342772                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15507.679690                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15507.679690                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 24441.169079                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 24441.169079                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.writebacks::writebacks       692159                       # number of writebacks
+system.cpu0.dcache.writebacks::total           692159                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        25284                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total        25284                       # number of ReadReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data        15032                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        15032                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data        25284                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total        25284                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data        25284                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total        25284                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       370812                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       370812                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       325040                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       325040                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data       100482                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       100482                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         6552                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6552                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data        19801                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total        19801                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data       695852                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       695852                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data       796334                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       796334                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        31792                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31792                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        28463                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::total        28463                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        60255                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::total        60255                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   4312933000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4312933000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   5404322000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5404322000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data   1615427000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1615427000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     98795500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     98795500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data    452825500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    452825500                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data      1405500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      1405500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   9717255000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total   9717255000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  11332682000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  11332682000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   6628901000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6628901000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   6628901000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6628901000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.015265                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.015265                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.017720                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017720                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.224894                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.224894                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.016927                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.016927                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.051813                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051813                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016321                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.016321                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018484                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.018484                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11631.050236                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11631.050236                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 16626.636722                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16626.636722                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 16076.779921                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16076.779921                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 15078.678266                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15078.678266                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 22868.819757                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 22868.819757                       # average StoreCondReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 15641.111446                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15641.111446                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 15730.421260                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15730.421260                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208342.804161                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208342.804161                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 109901.899993                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 109901.899993                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          1147026                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          511.321434                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          120430031                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1147538                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs           104.946443                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      14862010000                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.321434                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998675                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.998675                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13964.542748                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13964.542748                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 14231.066362                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14231.066362                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 208508.461248                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 208508.461248                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 110014.123309                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 110014.123309                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1103881                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          511.449165                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          117912387                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1104393                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs           106.766692                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      14058108000                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.449165                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998924                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.998924                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          205                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          214                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        244302703                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       244302703                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst    120430031                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      120430031                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst    120430031                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       120430031                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst    120430031                       # number of overall hits
-system.cpu0.icache.overall_hits::total      120430031                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst      1147547                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1147547                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst      1147547                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1147547                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst      1147547                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1147547                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  12241983500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  12241983500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  12241983500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  12241983500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  12241983500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  12241983500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst    121577578                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    121577578                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst    121577578                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    121577578                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst    121577578                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    121577578                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009439                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.009439                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009439                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.009439                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009439                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.009439                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 10667.958262                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 10667.958262                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 10667.958262                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 10667.958262                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 10667.958262                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 10667.958262                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses        239137980                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       239137980                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst    117912387                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      117912387                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst    117912387                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       117912387                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst    117912387                       # number of overall hits
+system.cpu0.icache.overall_hits::total      117912387                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst      1104402                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1104402                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst      1104402                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1104402                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst      1104402                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1104402                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  11028665000                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  11028665000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  11028665000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  11028665000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  11028665000                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  11028665000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst    119016789                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    119016789                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst    119016789                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    119016789                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst    119016789                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    119016789                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.009279                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.009279                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.009279                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.009279                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.009279                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.009279                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst  9986.096548                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total  9986.096548                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst  9986.096548                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total  9986.096548                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst  9986.096548                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total  9986.096548                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1147026                       # number of writebacks
-system.cpu0.icache.writebacks::total          1147026                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1147547                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      1147547                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst      1147547                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      1147547                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst      1147547                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      1147547                       # number of overall MSHR misses
+system.cpu0.icache.writebacks::writebacks      1103881                       # number of writebacks
+system.cpu0.icache.writebacks::total          1103881                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      1104402                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1104402                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst      1104402                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1104402                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst      1104402                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1104402                       # number of overall MSHR misses
 system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total         9022                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total         9022                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  11668210000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  11668210000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  11668210000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  11668210000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  11668210000                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  11668210000                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1253876500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   1253876500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst   1253876500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   1253876500                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009439                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009439                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.009439                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009439                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.009439                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 10167.958262                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 10167.958262                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 10167.958262                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 10167.958262                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 10167.958262                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 10167.958262                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 138979.882509                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 138979.882509                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 138979.882509                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 138979.882509                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.prefetcher.num_hwpf_issued      1935584                       # number of hwpf issued
-system.cpu0.l2cache.prefetcher.pfIdentified      1935659                       # number of prefetch candidates identified
-system.cpu0.l2cache.prefetcher.pfBufferHit           66                       # number of redundant prefetches already in prefetch queue
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10476464000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  10476464000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10476464000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  10476464000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10476464000                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  10476464000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    811416500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    811416500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    811416500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total    811416500                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.009279                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.009279                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.009279                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.009279                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.009279                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.009279                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst  9486.096548                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  9486.096548                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst  9486.096548                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total  9486.096548                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst  9486.096548                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total  9486.096548                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 89937.541565                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 89937.541565                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 89937.541565                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 89937.541565                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.prefetcher.num_hwpf_issued      1853175                       # number of hwpf issued
+system.cpu0.l2cache.prefetcher.pfIdentified      1853224                       # number of prefetch candidates identified
+system.cpu0.l2cache.prefetcher.pfBufferHit           43                       # number of redundant prefetches already in prefetch queue
 system.cpu0.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu0.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu0.l2cache.prefetcher.pfSpanPage       246453                       # number of prefetches not generated due to page crossing
-system.cpu0.l2cache.tags.replacements          273594                       # number of replacements
-system.cpu0.l2cache.tags.tagsinuse       16077.204583                       # Cycle average of tags in use
-system.cpu0.l2cache.tags.total_refs           3064483                       # Total number of references to valid blocks.
-system.cpu0.l2cache.tags.sampled_refs          289692                       # Sample count of references to valid blocks.
-system.cpu0.l2cache.tags.avg_refs           10.578418                       # Average number of references to valid blocks.
+system.cpu0.l2cache.prefetcher.pfSpanPage       238416                       # number of prefetches not generated due to page crossing
+system.cpu0.l2cache.tags.replacements          266444                       # number of replacements
+system.cpu0.l2cache.tags.tagsinuse       16079.510665                       # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs           2925486                       # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs          282538                       # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs           10.354310                       # Average number of references to valid blocks.
 system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu0.l2cache.tags.occ_blocks::writebacks 14597.123435                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker     2.512757                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.144663                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1477.423728                       # Average occupied blocks per requestor
-system.cpu0.l2cache.tags.occ_percent::writebacks     0.890938                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000153                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000009                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.090175                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_percent::total     0.981275                       # Average percentage of cache occupancy
-system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1029                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15061                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          254                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          333                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          432                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_blocks::writebacks 14606.769244                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker     2.268403                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker     0.133561                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher  1470.339456                       # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks     0.891526                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker     0.000138                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker     0.000008                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher     0.089742                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total     0.981415                       # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022         1047                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024        15041                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2          289                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3          351                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4          399                       # Occupied blocks per task id
 system.cpu0.l2cache.tags.age_task_id_blocks_1023::2            3                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3292                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7648                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3847                       # Occupied blocks per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.062805                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000488                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.919250                       # Percentage of cache occupancy per task id
-system.cpu0.l2cache.tags.tag_accesses        62842008                       # Number of tag accesses
-system.cpu0.l2cache.tags.data_accesses       62842008                       # Number of data accesses
-system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        11176                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         4956                       # number of ReadReq hits
-system.cpu0.l2cache.ReadReq_hits::total         16132                       # number of ReadReq hits
-system.cpu0.l2cache.WritebackDirty_hits::writebacks       502092                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackDirty_hits::total       502092                       # number of WritebackDirty hits
-system.cpu0.l2cache.WritebackClean_hits::writebacks      1349261                       # number of WritebackClean hits
-system.cpu0.l2cache.WritebackClean_hits::total      1349261                       # number of WritebackClean hits
-system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            1                       # number of UpgradeReq hits
-system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
-system.cpu0.l2cache.ReadExReq_hits::cpu0.data       238948                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadExReq_hits::total       238948                       # number of ReadExReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1101688                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadCleanReq_hits::total      1101688                       # number of ReadCleanReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       411953                       # number of ReadSharedReq hits
-system.cpu0.l2cache.ReadSharedReq_hits::total       411953                       # number of ReadSharedReq hits
-system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        11176                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.itb.walker         4956                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.inst      1101688                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::cpu0.data       650901                       # number of demand (read+write) hits
-system.cpu0.l2cache.demand_hits::total        1768721                       # number of demand (read+write) hits
-system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        11176                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.itb.walker         4956                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.inst      1101688                       # number of overall hits
-system.cpu0.l2cache.overall_hits::cpu0.data       650901                       # number of overall hits
-system.cpu0.l2cache.overall_hits::total       1768721                       # number of overall hits
-system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          156                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker           75                       # number of ReadReq misses
-system.cpu0.l2cache.ReadReq_misses::total          231                       # number of ReadReq misses
-system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        55191                       # number of UpgradeReq misses
-system.cpu0.l2cache.UpgradeReq_misses::total        55191                       # number of UpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        19886                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeReq_misses::total        19886                       # number of SCUpgradeReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data           10                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.SCUpgradeFailReq_misses::total           10                       # number of SCUpgradeFailReq misses
-system.cpu0.l2cache.ReadExReq_misses::cpu0.data        43422                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadExReq_misses::total        43422                       # number of ReadExReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        45859                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadCleanReq_misses::total        45859                       # number of ReadCleanReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        94464                       # number of ReadSharedReq misses
-system.cpu0.l2cache.ReadSharedReq_misses::total        94464                       # number of ReadSharedReq misses
-system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          156                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.itb.walker           75                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.inst        45859                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::cpu0.data       137886                       # number of demand (read+write) misses
-system.cpu0.l2cache.demand_misses::total       183976                       # number of demand (read+write) misses
-system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          156                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.itb.walker           75                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.inst        45859                       # number of overall misses
-system.cpu0.l2cache.overall_misses::cpu0.data       137886                       # number of overall misses
-system.cpu0.l2cache.overall_misses::total       183976                       # number of overall misses
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker      4297500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      2025500                       # number of ReadReq miss cycles
-system.cpu0.l2cache.ReadReq_miss_latency::total      6323000                       # number of ReadReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data    162363000                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.UpgradeReq_miss_latency::total    162363000                       # number of UpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     41658000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     41658000                       # number of SCUpgradeReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      1712496                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      1712496                       # number of SCUpgradeFailReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2783886000                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadExReq_miss_latency::total   2783886000                       # number of ReadExReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   3283750500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadCleanReq_miss_latency::total   3283750500                       # number of ReadCleanReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   3241501500                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.ReadSharedReq_miss_latency::total   3241501500                       # number of ReadSharedReq miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker      4297500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      2025500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.inst   3283750500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::cpu0.data   6025387500                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.demand_miss_latency::total   9315461000                       # number of demand (read+write) miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker      4297500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      2025500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.inst   3283750500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::cpu0.data   6025387500                       # number of overall miss cycles
-system.cpu0.l2cache.overall_miss_latency::total   9315461000                       # number of overall miss cycles
-system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        11332                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker         5031                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.ReadReq_accesses::total        16363                       # number of ReadReq accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::writebacks       502092                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackDirty_accesses::total       502092                       # number of WritebackDirty accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::writebacks      1349261                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.WritebackClean_accesses::total      1349261                       # number of WritebackClean accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        55192                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.UpgradeReq_accesses::total        55192                       # number of UpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        19886                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeReq_accesses::total        19886                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data           10                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.SCUpgradeFailReq_accesses::total           10                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       282370                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadExReq_accesses::total       282370                       # number of ReadExReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1147547                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadCleanReq_accesses::total      1147547                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       506417                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.ReadSharedReq_accesses::total       506417                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        11332                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.itb.walker         5031                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.inst      1147547                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::cpu0.data       788787                       # number of demand (read+write) accesses
-system.cpu0.l2cache.demand_accesses::total      1952697                       # number of demand (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        11332                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.itb.walker         5031                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.inst      1147547                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::cpu0.data       788787                       # number of overall (read+write) accesses
-system.cpu0.l2cache.overall_accesses::total      1952697                       # number of overall (read+write) accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.013766                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.014908                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_miss_rate::total     0.014117                       # miss rate for ReadReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.999982                       # miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.999982                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4            3                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         3327                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         7676                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         3752                       # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022     0.063904                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023     0.000366                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.918030                       # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses        60110945                       # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses       60110945                       # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker        10236                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker         4573                       # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total         14809                       # number of ReadReq hits
+system.cpu0.l2cache.WritebackDirty_hits::writebacks       476837                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackDirty_hits::total       476837                       # number of WritebackDirty hits
+system.cpu0.l2cache.WritebackClean_hits::writebacks      1291246                       # number of WritebackClean hits
+system.cpu0.l2cache.WritebackClean_hits::total      1291246                       # number of WritebackClean hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data       227142                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total       227142                       # number of ReadExReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst      1059122                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadCleanReq_hits::total      1059122                       # number of ReadCleanReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data       383679                       # number of ReadSharedReq hits
+system.cpu0.l2cache.ReadSharedReq_hits::total       383679                       # number of ReadSharedReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker        10236                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker         4573                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst      1059122                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data       610821                       # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total        1684752                       # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker        10236                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker         4573                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst      1059122                       # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data       610821                       # number of overall hits
+system.cpu0.l2cache.overall_hits::total       1684752                       # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker          226                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker          140                       # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total          366                       # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data        55088                       # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total        55088                       # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data        19799                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total        19799                       # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data            2                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total            2                       # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data        42810                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total        42810                       # number of ReadExReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst        45280                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadCleanReq_misses::total        45280                       # number of ReadCleanReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data        94167                       # number of ReadSharedReq misses
+system.cpu0.l2cache.ReadSharedReq_misses::total        94167                       # number of ReadSharedReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker          226                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker          140                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst        45280                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data       136977                       # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total       182623                       # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker          226                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker          140                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst        45280                       # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data       136977                       # number of overall misses
+system.cpu0.l2cache.overall_misses::total       182623                       # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker      5649500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker      3340000                       # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total      8989500                       # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data     99195500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total     99195500                       # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data     22445500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total     22445500                       # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data      1343499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total      1343499                       # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data   2047795000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total   2047795000                       # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst   2416123000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadCleanReq_miss_latency::total   2416123000                       # number of ReadCleanReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data   2805930000                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.ReadSharedReq_miss_latency::total   2805930000                       # number of ReadSharedReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker      5649500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker      3340000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst   2416123000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data   4853725000                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total   7278837500                       # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker      5649500                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker      3340000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst   2416123000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data   4853725000                       # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total   7278837500                       # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker        10462                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker         4713                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total        15175                       # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::writebacks       476837                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackDirty_accesses::total       476837                       # number of WritebackDirty accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::writebacks      1291246                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.WritebackClean_accesses::total      1291246                       # number of WritebackClean accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data        55088                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total        55088                       # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data        19799                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total        19799                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data            2                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total            2                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       269952                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total       269952                       # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst      1104402                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadCleanReq_accesses::total      1104402                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data       477846                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.ReadSharedReq_accesses::total       477846                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker        10462                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker         4713                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst      1104402                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data       747798                       # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total      1867375                       # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker        10462                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker         4713                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst      1104402                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data       747798                       # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total      1867375                       # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker     0.021602                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker     0.029705                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total     0.024119                       # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data            1                       # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.153777                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_miss_rate::total     0.153777                       # miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.039963                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.039963                       # miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.186534                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.186534                       # miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.013766                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.014908                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.039963                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.174808                       # miss rate for demand accesses
-system.cpu0.l2cache.demand_miss_rate::total     0.094216                       # miss rate for demand accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.013766                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.014908                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.039963                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.174808                       # miss rate for overall accesses
-system.cpu0.l2cache.overall_miss_rate::total     0.094216                       # miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 27548.076923                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 27006.666667                       # average ReadReq miss latency
-system.cpu0.l2cache.ReadReq_avg_miss_latency::total 27372.294372                       # average ReadReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  2941.838343                       # average UpgradeReq miss latency
-system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  2941.838343                       # average UpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  2094.840591                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  2094.840591                       # average SCUpgradeReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 171249.600000                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 171249.600000                       # average SCUpgradeFailReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 64112.339367                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 64112.339367                       # average ReadExReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 71605.366449                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 71605.366449                       # average ReadCleanReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 34314.675432                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 34314.675432                       # average ReadSharedReq miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 27548.076923                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 27006.666667                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 71605.366449                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 43698.326879                       # average overall miss latency
-system.cpu0.l2cache.demand_avg_miss_latency::total 50634.109884                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 27548.076923                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 27006.666667                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 71605.366449                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 43698.326879                       # average overall miss latency
-system.cpu0.l2cache.overall_avg_miss_latency::total 50634.109884                       # average overall miss latency
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.158584                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total     0.158584                       # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.041000                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.041000                       # miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.197066                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.197066                       # miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker     0.021602                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker     0.029705                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.041000                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.183174                       # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total     0.097797                       # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker     0.021602                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker     0.029705                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.041000                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.183174                       # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total     0.097797                       # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 24997.787611                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 23857.142857                       # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 24561.475410                       # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data  1800.673468                       # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1800.673468                       # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data  1133.668367                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total  1133.668367                       # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 671749.500000                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 671749.500000                       # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 47834.501285                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 47834.501285                       # average ReadExReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 53359.606890                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 53359.606890                       # average ReadCleanReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 29797.381248                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 29797.381248                       # average ReadSharedReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 24997.787611                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 23857.142857                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 53359.606890                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 35434.598509                       # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 39857.178450                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 24997.787611                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 23857.142857                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 53359.606890                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 35434.598509                       # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 39857.178450                       # average overall miss latency
 system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.l2cache.unused_prefetches           10692                       # number of HardPF blocks evicted w/o reference
-system.cpu0.l2cache.writebacks::writebacks       231848                       # number of writebacks
-system.cpu0.l2cache.writebacks::total          231848                       # number of writebacks
-system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         1793                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadExReq_mshr_hits::total         1793                       # number of ReadExReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data           59                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           59                       # number of ReadSharedReq MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::cpu0.data         1852                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.demand_mshr_hits::total         1852                       # number of demand (read+write) MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::cpu0.data         1852                       # number of overall MSHR hits
-system.cpu0.l2cache.overall_mshr_hits::total         1852                       # number of overall MSHR hits
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          156                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker           75                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.ReadReq_mshr_misses::total          231                       # number of ReadReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       264648                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.HardPFReq_mshr_misses::total       264648                       # number of HardPFReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        55191                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.UpgradeReq_mshr_misses::total        55191                       # number of UpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        19886                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        19886                       # number of SCUpgradeReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data           10                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total           10                       # number of SCUpgradeFailReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        41629                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadExReq_mshr_misses::total        41629                       # number of ReadExReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        45859                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        45859                       # number of ReadCleanReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        94405                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        94405                       # number of ReadSharedReq MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          156                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker           75                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        45859                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::cpu0.data       136034                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.demand_mshr_misses::total       182124                       # number of demand (read+write) MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          156                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker           75                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        45859                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.data       136034                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       264648                       # number of overall MSHR misses
-system.cpu0.l2cache.overall_mshr_misses::total       446772                       # number of overall MSHR misses
+system.cpu0.l2cache.unused_prefetches           10477                       # number of HardPF blocks evicted w/o reference
+system.cpu0.l2cache.writebacks::writebacks       227975                       # number of writebacks
+system.cpu0.l2cache.writebacks::total          227975                       # number of writebacks
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data         1162                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total         1162                       # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::cpu0.data           30                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.ReadSharedReq_mshr_hits::total           30                       # number of ReadSharedReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data         1192                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total         1192                       # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data         1192                       # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total         1192                       # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker          226                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker          140                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher       259577                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total       259577                       # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data        55088                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total        55088                       # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data        19799                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total        19799                       # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data            2                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total            2                       # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data        41648                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total        41648                       # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst        45280                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadCleanReq_mshr_misses::total        45280                       # number of ReadCleanReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data        94137                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.ReadSharedReq_mshr_misses::total        94137                       # number of ReadSharedReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker          226                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker          140                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst        45280                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data       135785                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total       181431                       # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker          226                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker          140                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst        45280                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data       135785                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher       259577                       # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total       441008                       # number of overall MSHR misses
 system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31817                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        40839                       # number of ReadReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28499                       # number of WriteReq MSHR uncacheable
-system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28499                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::cpu0.data        31792                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.ReadReq_mshr_uncacheable::total        40814                       # number of ReadReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::cpu0.data        28463                       # number of WriteReq MSHR uncacheable
+system.cpu0.l2cache.WriteReq_mshr_uncacheable::total        28463                       # number of WriteReq MSHR uncacheable
 system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        60316                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        69338                       # number of overall MSHR uncacheable misses
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker      3361500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      1575500                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_latency::total      4937000                       # number of ReadReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  20425308140                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  20425308140                       # number of HardPFReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1407414000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1407414000                       # number of UpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    337427000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    337427000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      1370496                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      1370496                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   2353646000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   2353646000                       # number of ReadExReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   3008596500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   3008596500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2668850500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2668850500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker      3361500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      1575500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   3008596500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   5022496500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.demand_mshr_miss_latency::total   8036030000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker      3361500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      1575500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   3008596500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   5022496500                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  20425308140                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.overall_mshr_miss_latency::total  28461338140                       # number of overall MSHR miss cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst   1186211500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   6373893500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   7560105000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst   1186211500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   6373893500                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   7560105000                       # number of overall MSHR uncacheable cycles
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.013766                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.014908                       # mshr miss rate for ReadReq accesses
-system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.014117                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::cpu0.data        60255                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.overall_mshr_uncacheable_misses::total        69277                       # number of overall MSHR uncacheable misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker      4293500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker      2500000                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total      6793500                       # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher  13785840950                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total  13785840950                       # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data   1059758500                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total   1059758500                       # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data    304568000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total    304568000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data      1097499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      1097499                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data   1683019500                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total   1683019500                       # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst   2144443000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total   2144443000                       # number of ReadCleanReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data   2236277000                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   2236277000                       # number of ReadSharedReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker      4293500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker      2500000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst   2144443000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data   3919296500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total   6070533000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker      4293500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker      2500000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst   2144443000                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data   3919296500                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  13785840950                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total  19856373950                       # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst    743751500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data   6374150500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total   7117902000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst    743751500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data   6374150500                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total   7117902000                       # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.021602                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.029705                       # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total     0.024119                       # mshr miss rate for ReadReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.999982                       # mshr miss rate for UpgradeReq accesses
-system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.999982                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.147427                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.147427                       # mshr miss rate for ReadExReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.039963                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.039963                       # mshr miss rate for ReadCleanReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.186418                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.186418                       # mshr miss rate for ReadSharedReq accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.013766                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.014908                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.039963                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.172460                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.demand_mshr_miss_rate::total     0.093268                       # mshr miss rate for demand accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.013766                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.014908                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.039963                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.172460                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.154279                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.154279                       # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.041000                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.041000                       # mshr miss rate for ReadCleanReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.197003                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.197003                       # mshr miss rate for ReadSharedReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker     0.021602                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker     0.029705                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.041000                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.181580                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total     0.097158                       # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker     0.021602                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker     0.029705                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.041000                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.181580                       # mshr miss rate for overall accesses
 system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.overall_mshr_miss_rate::total     0.228797                       # mshr miss rate for overall accesses
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 21548.076923                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 21006.666667                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 21372.294372                       # average ReadReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 77179.151703                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 77179.151703                       # average HardPFReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 25500.788172                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 25500.788172                       # average UpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 16968.067988                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 16968.067988                       # average SCUpgradeReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 137049.600000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 137049.600000                       # average SCUpgradeFailReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 56538.614908                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 56538.614908                       # average ReadExReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65605.366449                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65605.366449                       # average ReadCleanReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 28270.224035                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28270.224035                       # average ReadSharedReq mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 21548.076923                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 21006.666667                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65605.366449                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 36920.891101                       # average overall mshr miss latency
-system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 44123.948519                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 21548.076923                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 21006.666667                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65605.366449                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 36920.891101                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 77179.151703                       # average overall mshr miss latency
-system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 63704.390920                       # average overall mshr miss latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 131479.882509                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200329.807964                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 185119.738485                       # average ReadReq mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 131479.882509                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105675.003316                       # average overall mshr uncacheable latency
-system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 109032.637226                       # average overall mshr uncacheable latency
-system.cpu0.toL2Bus.snoop_filter.tot_requests      3905427                       # Total number of requests made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_requests      1969134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        28903                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.snoop_filter.tot_snoops       319838                       # Total number of snoops made to the snoop filter.
-system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       316964                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         2874                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu0.toL2Bus.trans_dist::ReadReq         63699                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadResp      1766064                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteReq        28499                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WriteResp        28499                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackDirty       734457                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::WritebackClean      1378164                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::CleanEvict       189732                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::HardPFReq       311664                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeReq        85807                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        41981                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeResp       112714                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           57                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          104                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExReq       301438                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadExResp       298033                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1147547                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::ReadSharedReq       575765                       # Transaction distribution
-system.cpu0.toL2Bus.trans_dist::InvalidateReq         3263                       # Transaction distribution
-system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3460164                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2683424                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        12059                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        27146                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_count::total          6182793                       # Packet count per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    146888760                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    101708758                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        20124                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        45328                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.pkt_size::total         248662970                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu0.toL2Bus.snoops                     986506                       # Total snoops (count)
-system.cpu0.toL2Bus.snoop_fanout::samples      2981817                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::mean       0.122538                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::stdev      0.330833                       # Request fanout histogram
+system.cpu0.l2cache.overall_mshr_miss_rate::total     0.236165                       # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 18997.787611                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 17857.142857                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 18561.475410                       # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 53108.869237                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 53108.869237                       # average HardPFReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19237.556274                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19237.556274                       # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 15382.999141                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15382.999141                       # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 548749.500000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 548749.500000                       # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 40410.571936                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 40410.571936                       # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 47359.606890                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 47359.606890                       # average ReadCleanReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 23755.558388                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 23755.558388                       # average ReadSharedReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 18997.787611                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 17857.142857                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 47359.606890                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 28863.987186                       # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 33459.182830                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 18997.787611                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 17857.142857                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 47359.606890                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 28863.987186                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 53108.869237                       # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 45024.974490                       # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 82437.541565                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 200495.423377                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 174398.539717                       # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst 82437.541565                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data 105786.250104                       # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total 102745.528819                       # average overall mshr uncacheable latency
+system.cpu0.toL2Bus.snoop_filter.tot_requests      3735263                       # Total number of requests made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_requests      1883109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_requests        27957                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.snoop_filter.tot_snoops       316049                       # Total number of snoops made to the snoop filter.
+system.cpu0.toL2Bus.snoop_filter.hit_single_snoops       311748                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops         4301                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu0.toL2Bus.trans_dist::ReadReq         61613                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp      1692022                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq        28463                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp        28463                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackDirty       705040                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WritebackClean      1319203                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::CleanEvict       185302                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq       307927                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq        87515                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq        42104                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp       112492                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq           61                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp          100                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq       289204                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp       285566                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadCleanReq      1104402                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadSharedReq       556293                       # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::InvalidateReq         3323                       # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      3330729                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      2559536                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        11112                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        24847                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total          5926224                       # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side    141366200                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     96437860                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side        18852                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side        41848                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total         237864760                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops                     984362                       # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples      2894410                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean       0.124539                       # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev      0.334666                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::0           2619305     87.84%     87.84% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::1            359638     12.06%     99.90% # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::2              2874      0.10%    100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0           2538244     87.69%     87.69% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1            351865     12.16%     99.85% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2              4301      0.15%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu0.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu0.toL2Bus.snoop_fanout::total       2981817                       # Request fanout histogram
-system.cpu0.toL2Bus.reqLayer0.occupancy    3886437494                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoop_fanout::total       2894410                       # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy    3716866999                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu0.toL2Bus.snoopLayer0.occupancy    115091926                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoopLayer0.occupancy    114649584                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer0.occupancy   1730342500                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.occupancy   1665625000                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer1.occupancy   1266858980                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.occupancy   1205216982                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer2.occupancy      7028000                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.occupancy      6399000                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu0.toL2Bus.respLayer3.occupancy     15821984                       # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.occupancy     14392485                       # Layer occupancy (ticks)
 system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
@@ -1300,65 +1304,64 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                     2347                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort                2347                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1          475                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         1872                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walkWaitTime::samples         2347                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0           2347    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total         2347                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples         1701                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 11647.854203                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 11021.395784                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  4763.004778                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-4095            3      0.18%      0.18% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::4096-8191          360     21.16%     21.34% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::8192-12287          989     58.14%     79.48% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::12288-16383          206     12.11%     91.59% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::16384-20479           34      2.00%     93.59% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::20480-24575           60      3.53%     97.12% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::24576-28671           28      1.65%     98.77% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::28672-32767           11      0.65%     99.41% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::32768-36863            1      0.06%     99.47% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::36864-40959            2      0.12%     99.59% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::40960-45055            3      0.18%     99.76% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::49152-53247            3      0.18%     99.94% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::57344-61439            1      0.06%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total         1701                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples  -1207257828                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0    -1207257828    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total  -1207257828                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         1226     72.08%     72.08% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M          475     27.92%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         1701                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         2347                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walks                     3352                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort                3352                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1          656                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         2696                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walkWaitTime::samples         3352                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0           3352    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total         3352                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples         2582                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 11816.227730                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 11080.373538                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  4768.875507                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-4095            5      0.19%      0.19% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::4096-8191          626     24.24%     24.44% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::8192-12287         1198     46.40%     70.84% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::12288-16383          544     21.07%     91.91% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-20479           85      3.29%     95.20% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::20480-24575           56      2.17%     97.37% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::24576-28671           31      1.20%     98.57% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::28672-32767           20      0.77%     99.34% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::32768-36863            3      0.12%     99.46% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::36864-40959            8      0.31%     99.77% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::40960-45055            3      0.12%     99.88% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::49152-53247            3      0.12%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total         2582                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples  -2078115828                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0    -2078115828    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total  -2078115828                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K         1934     74.90%     74.90% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M          648     25.10%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         2582                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         3352                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         2347                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         1701                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         3352                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         2582                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         1701                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total         4048                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         2582                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total         5934                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                     3334777                       # DTB read hits
-system.cpu1.dtb.read_misses                      1951                       # DTB read misses
-system.cpu1.dtb.write_hits                    2915290                       # DTB write hits
-system.cpu1.dtb.write_misses                      396                       # DTB write misses
+system.cpu1.dtb.read_hits                     3941258                       # DTB read hits
+system.cpu1.dtb.read_misses                      2845                       # DTB read misses
+system.cpu1.dtb.write_hits                    3419362                       # DTB write hits
+system.cpu1.dtb.write_misses                      507                       # DTB write misses
 system.cpu1.dtb.flush_tlb                          66                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    1652                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_entries                    2044                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   260                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                   318                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                      124                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                 3336728                       # DTB read accesses
-system.cpu1.dtb.write_accesses                2915686                       # DTB write accesses
+system.cpu1.dtb.perms_faults                      163                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                 3944103                       # DTB read accesses
+system.cpu1.dtb.write_accesses                3419869                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                          6250067                       # DTB hits
-system.cpu1.dtb.misses                           2347                       # DTB misses
-system.cpu1.dtb.accesses                      6252414                       # DTB accesses
+system.cpu1.dtb.hits                          7360620                       # DTB hits
+system.cpu1.dtb.misses                           3352                       # DTB misses
+system.cpu1.dtb.accesses                      7363972                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1388,44 +1391,45 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                     1376                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                1376                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1          134                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2         1242                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples         1376                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0           1376    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total         1376                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples          819                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 11933.455433                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 11302.540712                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  5121.103483                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::4096-8191          113     13.80%     13.80% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::8192-12287          572     69.84%     83.64% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::12288-16383           87     10.62%     94.26% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::16384-20479            7      0.85%     95.12% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::20480-24575            1      0.12%     95.24% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::24576-28671           23      2.81%     98.05% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::28672-32767            8      0.98%     99.02% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::36864-40959            4      0.49%     99.51% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::40960-45055            2      0.24%     99.76% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::49152-53247            1      0.12%     99.88% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::57344-61439            1      0.12%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total          819                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples  -1208095828                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0    -1208095828    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total  -1208095828                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K          685     83.64%     83.64% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          134     16.36%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total          819                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                     1746                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                1746                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1          168                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2         1578                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples         1746                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0           1746    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         1746                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples         1107                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 12335.140018                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 11518.936586                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  5605.729039                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::4096-8191          174     15.72%     15.72% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::8192-12287          657     59.35%     75.07% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::12288-16383          169     15.27%     90.33% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-20479           52      4.70%     95.03% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::20480-24575            1      0.09%     95.12% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::24576-28671           20      1.81%     96.93% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::28672-32767           16      1.45%     98.37% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::32768-36863            3      0.27%     98.64% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::36864-40959           10      0.90%     99.55% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::40960-45055            2      0.18%     99.73% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::49152-53247            2      0.18%     99.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::57344-61439            1      0.09%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total         1107                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples  -2078939828                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0    -2078939828    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total  -2078939828                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K          939     84.82%     84.82% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          168     15.18%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total         1107                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         1376                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total         1376                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         1746                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         1746                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst          819                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total          819                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total         2195                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    13921759                       # ITB inst hits
-system.cpu1.itb.inst_misses                      1376                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         1107                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total         1107                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         2853                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    16556610                       # ITB inst hits
+system.cpu1.itb.inst_misses                      1746                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
@@ -1434,642 +1438,640 @@ system.cpu1.itb.flush_tlb                          66                       # Nu
 system.cpu1.itb.flush_tlb_mva                     917                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                     883                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                    1148                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                13923135                       # ITB inst accesses
-system.cpu1.itb.hits                         13921759                       # DTB hits
-system.cpu1.itb.misses                           1376                       # DTB misses
-system.cpu1.itb.accesses                     13923135                       # DTB accesses
-system.cpu1.numCycles                      5742672703                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                16558356                       # ITB inst accesses
+system.cpu1.itb.hits                         16556610                       # DTB hits
+system.cpu1.itb.misses                           1746                       # DTB misses
+system.cpu1.itb.accesses                     16558356                       # DTB accesses
+system.cpu1.numCycles                      5738649789                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu1.kern.inst.quiesce                    2702                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   13722686                       # Number of instructions committed
-system.cpu1.committedOps                     16717642                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             15156242                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu1.num_func_calls                     915130                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      1497977                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    15156242                       # number of integer instructions
-system.cpu1.num_fp_insts                            0                       # number of float instructions
-system.cpu1.num_int_register_reads           27539507                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          10698774                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads            61342237                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes            5194989                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                      6464220                       # number of memory refs
-system.cpu1.num_load_insts                    3439445                       # Number of load instructions
-system.cpu1.num_store_insts                   3024775                       # Number of store instructions
-system.cpu1.num_idle_cycles              5696078911.641530                       # Number of idle cycles
-system.cpu1.num_busy_cycles              46593791.358469                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.008114                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.991886                       # Percentage of idle cycles
-system.cpu1.Branches                          2464409                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                   24      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 10544854     61.90%     61.90% # Class of executed instruction
-system.cpu1.op_class::IntMult                   24300      0.14%     62.04% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.04% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc              3186      0.02%     62.06% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.06% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.06% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.06% # Class of executed instruction
-system.cpu1.op_class::MemRead                 3439445     20.19%     82.25% # Class of executed instruction
-system.cpu1.op_class::MemWrite                3024775     17.75%    100.00% # Class of executed instruction
+system.cpu1.kern.inst.quiesce                    2756                       # number of quiesce instructions executed
+system.cpu1.committedInsts                   16201169                       # Number of instructions committed
+system.cpu1.committedOps                     19741428                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             17804295                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                  1857                       # Number of float alu accesses
+system.cpu1.num_func_calls                    1029080                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      1813608                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    17804295                       # number of integer instructions
+system.cpu1.num_fp_insts                         1857                       # number of float instructions
+system.cpu1.num_int_register_reads           32314180                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          12487661                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads                1341                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes                516                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads            72166445                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes            6418557                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                      7593995                       # number of memory refs
+system.cpu1.num_load_insts                    4052758                       # Number of load instructions
+system.cpu1.num_store_insts                   3541237                       # Number of store instructions
+system.cpu1.num_idle_cycles              5686904242.264484                       # Number of idle cycles
+system.cpu1.num_busy_cycles              51745546.735515                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.009017                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.990983                       # Percentage of idle cycles
+system.cpu1.Branches                          2921126                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass                   66      0.00%      0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 12468405     62.06%     62.06% # Class of executed instruction
+system.cpu1.op_class::IntMult                   26465      0.13%     62.19% # Class of executed instruction
+system.cpu1.op_class::IntDiv                        0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.19% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc              3319      0.02%     62.20% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.20% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.20% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.20% # Class of executed instruction
+system.cpu1.op_class::MemRead                 4052758     20.17%     82.38% # Class of executed instruction
+system.cpu1.op_class::MemWrite                3541237     17.62%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  17036584                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements           148452                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          468.602887                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs            6022671                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs           148794                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs            40.476572                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle     106290860000                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   468.602887                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.915240                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.915240                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          342                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          306                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.667969                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses         12680857                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses        12680857                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data      3066042                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total        3066042                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data      2748534                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total       2748534                       # number of WriteReq hits
-system.cpu1.dcache.SoftPFReq_hits::cpu1.data        41898                       # number of SoftPFReq hits
-system.cpu1.dcache.SoftPFReq_hits::total        41898                       # number of SoftPFReq hits
-system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        69885                       # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_hits::total        69885                       # number of LoadLockedReq hits
-system.cpu1.dcache.StoreCondReq_hits::cpu1.data        61599                       # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_hits::total        61599                       # number of StoreCondReq hits
-system.cpu1.dcache.demand_hits::cpu1.data      5814576                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total         5814576                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data      5856474                       # number of overall hits
-system.cpu1.dcache.overall_hits::total        5856474                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data       112908                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total       112908                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data        79472                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total        79472                       # number of WriteReq misses
-system.cpu1.dcache.SoftPFReq_misses::cpu1.data        24389                       # number of SoftPFReq misses
-system.cpu1.dcache.SoftPFReq_misses::total        24389                       # number of SoftPFReq misses
-system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        16600                       # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_misses::total        16600                       # number of LoadLockedReq misses
-system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23097                       # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_misses::total        23097                       # number of StoreCondReq misses
-system.cpu1.dcache.demand_misses::cpu1.data       192380                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total        192380                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data       216769                       # number of overall misses
-system.cpu1.dcache.overall_misses::total       216769                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1761858500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total   1761858500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2707072000                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total   2707072000                       # number of WriteReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    321180000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_latency::total    321180000                       # number of LoadLockedReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    626224500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_latency::total    626224500                       # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      5032000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.StoreCondFailReq_miss_latency::total      5032000                       # number of StoreCondFailReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data   4468930500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total   4468930500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data   4468930500                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total   4468930500                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data      3178950                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total      3178950                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data      2828006                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total      2828006                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        66287                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.SoftPFReq_accesses::total        66287                       # number of SoftPFReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        86485                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_accesses::total        86485                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        84696                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_accesses::total        84696                       # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data      6006956                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total      6006956                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data      6073243                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total      6073243                       # number of overall (read+write) accesses
+system.cpu1.op_class::total                  20092250                       # Class of executed instruction
+system.cpu1.dcache.tags.replacements           186389                       # number of replacements
+system.cpu1.dcache.tags.tagsinuse          469.298921                       # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs            7093769                       # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs           186755                       # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs            37.984359                       # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle     127433218000                       # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data   469.298921                       # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data     0.916599                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total     0.916599                       # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024          366                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2          285                       # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::3           81                       # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024     0.714844                       # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses         14939866                       # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses        14939866                       # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data      3629400                       # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total        3629400                       # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data      3230955                       # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total       3230955                       # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data        48929                       # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total        48929                       # number of SoftPFReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data        78822                       # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total        78822                       # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data        70747                       # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total        70747                       # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data      6860355                       # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total         6860355                       # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data      6909284                       # number of overall hits
+system.cpu1.dcache.overall_hits::total        6909284                       # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data       133654                       # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total       133654                       # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data        91683                       # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total        91683                       # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data        30306                       # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total        30306                       # number of SoftPFReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        17079                       # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total        17079                       # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data        23334                       # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total        23334                       # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data       225337                       # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total        225337                       # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data       255643                       # number of overall misses
+system.cpu1.dcache.overall_misses::total       255643                       # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1974580500                       # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total   1974580500                       # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   2414638500                       # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total   2414638500                       # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    320455500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total    320455500                       # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data    569715000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total    569715000                       # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      3416500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total      3416500                       # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data   4389219000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total   4389219000                       # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data   4389219000                       # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total   4389219000                       # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data      3763054                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total      3763054                       # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data      3322638                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total      3322638                       # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data        79235                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total        79235                       # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data        95901                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total        95901                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data        94081                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total        94081                       # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data      7085692                       # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total      7085692                       # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data      7164927                       # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total      7164927                       # number of overall (read+write) accesses
 system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.035517                       # miss rate for ReadReq accesses
 system.cpu1.dcache.ReadReq_miss_rate::total     0.035517                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.028102                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.028102                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.367930                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_miss_rate::total     0.367930                       # miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.191941                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.191941                       # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.272705                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_miss_rate::total     0.272705                       # miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.032026                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.032026                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035692                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.035692                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15604.372587                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 15604.372587                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 34063.217234                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 34063.217234                       # average WriteReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 19348.192771                       # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19348.192771                       # average LoadLockedReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 27112.806858                       # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 27112.806858                       # average StoreCondReq miss latency
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.027593                       # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total     0.027593                       # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.382482                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total     0.382482                       # miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.178090                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.178090                       # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.248020                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total     0.248020                       # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data     0.031802                       # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total     0.031802                       # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data     0.035680                       # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total     0.035680                       # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14773.822706                       # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 14773.822706                       # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 26336.818167                       # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 26336.818167                       # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 18763.130160                       # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 18763.130160                       # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24415.659553                       # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 24415.659553                       # average StoreCondReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 23229.704231                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 23229.704231                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20616.095936                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 20616.095936                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 19478.465587                       # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 19478.465587                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17169.329886                       # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 17169.329886                       # average overall miss latency
 system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks       148452                       # number of writebacks
-system.cpu1.dcache.writebacks::total           148452                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          223                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total          223                       # number of ReadReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        11671                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.LoadLockedReq_mshr_hits::total        11671                       # number of LoadLockedReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data          223                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total          223                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data          223                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total          223                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       112685                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total       112685                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        79472                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total        79472                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        23925                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.SoftPFReq_mshr_misses::total        23925                       # number of SoftPFReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         4929                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4929                       # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23097                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.StoreCondReq_mshr_misses::total        23097                       # number of StoreCondReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data       192157                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total       192157                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data       216082                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total       216082                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         3082                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.ReadReq_mshr_uncacheable::total         3082                       # number of ReadReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2423                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2423                       # number of WriteReq MSHR uncacheable
-system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         5505                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.overall_mshr_uncacheable_misses::total         5505                       # number of overall MSHR uncacheable misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1634927500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1634927500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2627600000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2627600000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    437401500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    437401500                       # number of SoftPFReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     91610500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     91610500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    603174500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    603174500                       # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      4985000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      4985000                       # number of StoreCondFailReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4262527500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total   4262527500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4699929000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total   4699929000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    439527500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    439527500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    439527500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.overall_mshr_uncacheable_latency::total    439527500                       # number of overall MSHR uncacheable cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035447                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035447                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.028102                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.028102                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.360930                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.360930                       # mshr miss rate for SoftPFReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.056993                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.056993                       # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.272705                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.272705                       # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031989                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.031989                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035579                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.035579                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14508.829924                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14508.829924                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 33063.217234                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 33063.217234                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 18282.194357                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 18282.194357                       # average SoftPFReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 18586.021505                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18586.021505                       # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 26114.841754                       # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 26114.841754                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.writebacks::writebacks       186389                       # number of writebacks
+system.cpu1.dcache.writebacks::total           186389                       # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          283                       # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total          283                       # number of ReadReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        12013                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total        12013                       # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data          283                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total          283                       # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data          283                       # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total          283                       # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       133371                       # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total       133371                       # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        91683                       # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total        91683                       # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data        29541                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total        29541                       # number of SoftPFReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         5066                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total         5066                       # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data        23334                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total        23334                       # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data       225054                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total       225054                       # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data       254595                       # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total       254595                       # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable::cpu1.data         3095                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.ReadReq_mshr_uncacheable::total         3095                       # number of ReadReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data         2450                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.WriteReq_mshr_uncacheable::total         2450                       # number of WriteReq MSHR uncacheable
+system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data         5545                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.overall_mshr_uncacheable_misses::total         5545                       # number of overall MSHR uncacheable misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1833975000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1833975000                       # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   2322955500                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2322955500                       # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    497374500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    497374500                       # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     87920500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     87920500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data    546440000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    546440000                       # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      3357500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3357500                       # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   4156930500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total   4156930500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   4654305000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total   4654305000                       # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data    443417000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    443417000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    443417000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total    443417000                       # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.035442                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.035442                       # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.027593                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027593                       # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.372828                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.372828                       # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.052825                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.052825                       # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.248020                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.248020                       # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.031762                       # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total     0.031762                       # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.035534                       # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total     0.035534                       # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13750.927863                       # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13750.927863                       # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25336.818167                       # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25336.818167                       # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 16836.752310                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 16836.752310                       # average SoftPFReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 17355.013818                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17355.013818                       # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 23418.188052                       # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 23418.188052                       # average StoreCondReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
 system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 22182.525227                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22182.525227                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 21750.673355                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 21750.673355                       # average overall mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 142611.129137                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 142611.129137                       # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 79841.507720                       # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 79841.507720                       # average overall mshr uncacheable latency
-system.cpu1.icache.tags.replacements           463484                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          498.310914                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs           13457758                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs           463996                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            29.004039                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle     106358922000                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.310914                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.973264                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.973264                       # Average percentage of cache occupancy
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 18470.813671                       # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 18470.813671                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 18281.211336                       # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 18281.211336                       # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 143268.820679                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 143268.820679                       # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 79966.997295                       # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 79966.997295                       # average overall mshr uncacheable latency
+system.cpu1.icache.tags.replacements           505464                       # number of replacements
+system.cpu1.icache.tags.tagsinuse          498.478732                       # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs           16050629                       # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs           505976                       # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs            31.722115                       # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle      85269924000                       # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst   498.478732                       # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst     0.973591                       # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total     0.973591                       # Average percentage of cache occupancy
 system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          387                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::3          118                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2          388                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
 system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses         28307504                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses        28307504                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst     13457758                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total       13457758                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst     13457758                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total        13457758                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst     13457758                       # number of overall hits
-system.cpu1.icache.overall_hits::total       13457758                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst       463996                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total       463996                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst       463996                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total        463996                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst       463996                       # number of overall misses
-system.cpu1.icache.overall_misses::total       463996                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4214067500                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total   4214067500                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst   4214067500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total   4214067500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst   4214067500                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total   4214067500                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst     13921754                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total     13921754                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst     13921754                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total     13921754                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst     13921754                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total     13921754                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.033329                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.033329                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.033329                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.033329                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.033329                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.033329                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  9082.120320                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total  9082.120320                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  9082.120320                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total  9082.120320                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  9082.120320                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total  9082.120320                       # average overall miss latency
+system.cpu1.icache.tags.tag_accesses         33619186                       # Number of tag accesses
+system.cpu1.icache.tags.data_accesses        33619186                       # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst     16050629                       # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total       16050629                       # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst     16050629                       # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total        16050629                       # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst     16050629                       # number of overall hits
+system.cpu1.icache.overall_hits::total       16050629                       # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst       505976                       # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total       505976                       # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst       505976                       # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total        505976                       # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst       505976                       # number of overall misses
+system.cpu1.icache.overall_misses::total       505976                       # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst   4528088500                       # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total   4528088500                       # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst   4528088500                       # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total   4528088500                       # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst   4528088500                       # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total   4528088500                       # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst     16556605                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total     16556605                       # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst     16556605                       # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total     16556605                       # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst     16556605                       # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total     16556605                       # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.030560                       # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total     0.030560                       # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst     0.030560                       # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total     0.030560                       # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst     0.030560                       # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total     0.030560                       # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst  8949.215971                       # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total  8949.215971                       # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst  8949.215971                       # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total  8949.215971                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst  8949.215971                       # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total  8949.215971                       # average overall miss latency
 system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks       463484                       # number of writebacks
-system.cpu1.icache.writebacks::total           463484                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       463996                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total       463996                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst       463996                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total       463996                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst       463996                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total       463996                       # number of overall MSHR misses
+system.cpu1.icache.writebacks::writebacks       505464                       # number of writebacks
+system.cpu1.icache.writebacks::total           505464                       # number of writebacks
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst       505976                       # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total       505976                       # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst       505976                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total       505976                       # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst       505976                       # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total       505976                       # number of overall MSHR misses
 system.cpu1.icache.ReadReq_mshr_uncacheable::cpu1.inst          177                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.ReadReq_mshr_uncacheable::total          177                       # number of ReadReq MSHR uncacheable
 system.cpu1.icache.overall_mshr_uncacheable_misses::cpu1.inst          177                       # number of overall MSHR uncacheable misses
 system.cpu1.icache.overall_mshr_uncacheable_misses::total          177                       # number of overall MSHR uncacheable misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   3982069500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total   3982069500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   3982069500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total   3982069500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   3982069500                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total   3982069500                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     23546500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     23546500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     23546500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.overall_mshr_uncacheable_latency::total     23546500                       # number of overall MSHR uncacheable cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.033329                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.033329                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.033329                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.033329                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.033329                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.033329                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8582.120320                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8582.120320                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8582.120320                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total  8582.120320                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8582.120320                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total  8582.120320                       # average overall mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 133031.073446                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 133031.073446                       # average ReadReq mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 133031.073446                       # average overall mshr uncacheable latency
-system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 133031.073446                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.prefetcher.num_hwpf_issued       117918                       # number of hwpf issued
-system.cpu1.l2cache.prefetcher.pfIdentified       117936                       # number of prefetch candidates identified
-system.cpu1.l2cache.prefetcher.pfBufferHit           16                       # number of redundant prefetches already in prefetch queue
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst   4275100500                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total   4275100500                       # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst   4275100500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total   4275100500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst   4275100500                       # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total   4275100500                       # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst     15776500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total     15776500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst     15776500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total     15776500                       # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.030560                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030560                       # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.030560                       # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total     0.030560                       # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.030560                       # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total     0.030560                       # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst  8449.215971                       # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  8449.215971                       # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst  8449.215971                       # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total  8449.215971                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst  8449.215971                       # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total  8449.215971                       # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 89132.768362                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total 89132.768362                       # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 89132.768362                       # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total 89132.768362                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.prefetcher.num_hwpf_issued       197600                       # number of hwpf issued
+system.cpu1.l2cache.prefetcher.pfIdentified       197600                       # number of prefetch candidates identified
+system.cpu1.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
 system.cpu1.l2cache.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped
 system.cpu1.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
-system.cpu1.l2cache.prefetcher.pfSpanPage        50208                       # number of prefetches not generated due to page crossing
-system.cpu1.l2cache.tags.replacements           31332                       # number of replacements
-system.cpu1.l2cache.tags.tagsinuse       14956.481117                       # Cycle average of tags in use
-system.cpu1.l2cache.tags.total_refs           1042665                       # Total number of references to valid blocks.
-system.cpu1.l2cache.tags.sampled_refs           46454                       # Sample count of references to valid blocks.
-system.cpu1.l2cache.tags.avg_refs           22.445107                       # Average number of references to valid blocks.
+system.cpu1.l2cache.prefetcher.pfSpanPage        58944                       # number of prefetches not generated due to page crossing
+system.cpu1.l2cache.tags.replacements           44688                       # number of replacements
+system.cpu1.l2cache.tags.tagsinuse       14938.485252                       # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs           1161636                       # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs           59377                       # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs           19.563737                       # Average number of references to valid blocks.
 system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
-system.cpu1.l2cache.tags.occ_blocks::writebacks 14460.199894                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     2.270812                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.044709                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   491.965701                       # Average occupied blocks per requestor
-system.cpu1.l2cache.tags.occ_percent::writebacks     0.882581                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000139                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000125                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.030027                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_percent::total     0.912871                       # Average percentage of cache occupancy
-system.cpu1.l2cache.tags.occ_task_id_blocks::1022          960                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1023           31                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_blocks::1024        14131                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::3           38                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          920                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::2            5                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::3            1                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           25                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1663                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.age_task_id_blocks_1024::4        12045                       # Occupied blocks per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.058594                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.001892                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.862488                       # Percentage of cache occupancy per task id
-system.cpu1.l2cache.tags.tag_accesses        21157161                       # Number of tag accesses
-system.cpu1.l2cache.tags.data_accesses       21157161                       # Number of data accesses
-system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker         2444                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         1492                       # number of ReadReq hits
-system.cpu1.l2cache.ReadReq_hits::total          3936                       # number of ReadReq hits
-system.cpu1.l2cache.WritebackDirty_hits::writebacks        91966                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackDirty_hits::total        91966                       # number of WritebackDirty hits
-system.cpu1.l2cache.WritebackClean_hits::writebacks       509880                       # number of WritebackClean hits
-system.cpu1.l2cache.WritebackClean_hits::total       509880                       # number of WritebackClean hits
-system.cpu1.l2cache.ReadExReq_hits::cpu1.data        18290                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadExReq_hits::total        18290                       # number of ReadExReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       455220                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadCleanReq_hits::total       455220                       # number of ReadCleanReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        77690                       # number of ReadSharedReq hits
-system.cpu1.l2cache.ReadSharedReq_hits::total        77690                       # number of ReadSharedReq hits
-system.cpu1.l2cache.demand_hits::cpu1.dtb.walker         2444                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.itb.walker         1492                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.inst       455220                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::cpu1.data        95980                       # number of demand (read+write) hits
-system.cpu1.l2cache.demand_hits::total         555136                       # number of demand (read+write) hits
-system.cpu1.l2cache.overall_hits::cpu1.dtb.walker         2444                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.itb.walker         1492                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.inst       455220                       # number of overall hits
-system.cpu1.l2cache.overall_hits::cpu1.data        95980                       # number of overall hits
-system.cpu1.l2cache.overall_hits::total        555136                       # number of overall hits
-system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          348                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          298                       # number of ReadReq misses
-system.cpu1.l2cache.ReadReq_misses::total          646                       # number of ReadReq misses
-system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29049                       # number of UpgradeReq misses
-system.cpu1.l2cache.UpgradeReq_misses::total        29049                       # number of UpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23092                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeReq_misses::total        23092                       # number of SCUpgradeReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            5                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.SCUpgradeFailReq_misses::total            5                       # number of SCUpgradeFailReq misses
-system.cpu1.l2cache.ReadExReq_misses::cpu1.data        32133                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadExReq_misses::total        32133                       # number of ReadExReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         8776                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadCleanReq_misses::total         8776                       # number of ReadCleanReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        63849                       # number of ReadSharedReq misses
-system.cpu1.l2cache.ReadSharedReq_misses::total        63849                       # number of ReadSharedReq misses
-system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          348                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.itb.walker          298                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.inst         8776                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::cpu1.data        95982                       # number of demand (read+write) misses
-system.cpu1.l2cache.demand_misses::total       105404                       # number of demand (read+write) misses
-system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          348                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.itb.walker          298                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.inst         8776                       # number of overall misses
-system.cpu1.l2cache.overall_misses::cpu1.data        95982                       # number of overall misses
-system.cpu1.l2cache.overall_misses::total       105404                       # number of overall misses
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker      6985500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      5943500                       # number of ReadReq miss cycles
-system.cpu1.l2cache.ReadReq_miss_latency::total     12929000                       # number of ReadReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     63798000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.UpgradeReq_miss_latency::total     63798000                       # number of UpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     54501000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     54501000                       # number of SCUpgradeReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      4914000                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      4914000                       # number of SCUpgradeFailReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1634363000                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadExReq_miss_latency::total   1634363000                       # number of ReadExReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    528873500                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadCleanReq_miss_latency::total    528873500                       # number of ReadCleanReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1442259000                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1442259000                       # number of ReadSharedReq miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker      6985500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      5943500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.inst    528873500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::cpu1.data   3076622000                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.demand_miss_latency::total   3618424500                       # number of demand (read+write) miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker      6985500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      5943500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.inst    528873500                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::cpu1.data   3076622000                       # number of overall miss cycles
-system.cpu1.l2cache.overall_miss_latency::total   3618424500                       # number of overall miss cycles
-system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker         2792                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         1790                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.ReadReq_accesses::total         4582                       # number of ReadReq accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::writebacks        91966                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackDirty_accesses::total        91966                       # number of WritebackDirty accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::writebacks       509880                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.WritebackClean_accesses::total       509880                       # number of WritebackClean accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29049                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.UpgradeReq_accesses::total        29049                       # number of UpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23092                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeReq_accesses::total        23092                       # number of SCUpgradeReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            5                       # number of SCUpgradeFailReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        50423                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadExReq_accesses::total        50423                       # number of ReadExReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       463996                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadCleanReq_accesses::total       463996                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       141539                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.ReadSharedReq_accesses::total       141539                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker         2792                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         1790                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.inst       463996                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::cpu1.data       191962                       # number of demand (read+write) accesses
-system.cpu1.l2cache.demand_accesses::total       660540                       # number of demand (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker         2792                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         1790                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.inst       463996                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::cpu1.data       191962                       # number of overall (read+write) accesses
-system.cpu1.l2cache.overall_accesses::total       660540                       # number of overall (read+write) accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.124642                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.166480                       # miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_miss_rate::total     0.140986                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.tags.occ_blocks::writebacks 14464.281457                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker     3.152749                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker     2.089726                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher   468.961320                       # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks     0.882830                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker     0.000192                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker     0.000128                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher     0.028623                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total     0.911773                       # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022         1029                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023           14                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024        13646                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3           36                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4          993                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2            4                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4           10                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          280                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1684                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4        11682                       # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022     0.062805                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023     0.000854                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.832886                       # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses        23775762                       # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses       23775762                       # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker         3761                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker         2010                       # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total          5771                       # number of ReadReq hits
+system.cpu1.l2cache.WritebackDirty_hits::writebacks       113707                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackDirty_hits::total       113707                       # number of WritebackDirty hits
+system.cpu1.l2cache.WritebackClean_hits::writebacks       567008                       # number of WritebackClean hits
+system.cpu1.l2cache.WritebackClean_hits::total       567008                       # number of WritebackClean hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data        27229                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total        27229                       # number of ReadExReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst       492726                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadCleanReq_hits::total       492726                       # number of ReadCleanReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        99930                       # number of ReadSharedReq hits
+system.cpu1.l2cache.ReadSharedReq_hits::total        99930                       # number of ReadSharedReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker         3761                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker         2010                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst       492726                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data       127159                       # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total         625656                       # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker         3761                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker         2010                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst       492726                       # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data       127159                       # number of overall hits
+system.cpu1.l2cache.overall_hits::total        625656                       # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker          318                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker          272                       # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total          590                       # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data        29672                       # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total        29672                       # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data        23330                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total        23330                       # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total            4                       # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data        34782                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total        34782                       # number of ReadExReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst        13250                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadCleanReq_misses::total        13250                       # number of ReadCleanReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data        68048                       # number of ReadSharedReq misses
+system.cpu1.l2cache.ReadSharedReq_misses::total        68048                       # number of ReadSharedReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker          318                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker          272                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst        13250                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data       102830                       # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total       116670                       # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker          318                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker          272                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst        13250                       # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data       102830                       # number of overall misses
+system.cpu1.l2cache.overall_misses::total       116670                       # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker      6473000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker      5557000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total     12030000                       # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data     65067000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total     65067000                       # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data     32437500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total     32437500                       # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data      3268500                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total      3268500                       # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data   1333613500                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total   1333613500                       # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    533576500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadCleanReq_miss_latency::total    533576500                       # number of ReadCleanReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data   1512816500                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.ReadSharedReq_miss_latency::total   1512816500                       # number of ReadSharedReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker      6473000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker      5557000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst    533576500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data   2846430000                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total   3392036500                       # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker      6473000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker      5557000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst    533576500                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data   2846430000                       # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total   3392036500                       # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker         4079                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker         2282                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total         6361                       # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::writebacks       113707                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackDirty_accesses::total       113707                       # number of WritebackDirty accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::writebacks       567008                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.WritebackClean_accesses::total       567008                       # number of WritebackClean accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data        29672                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total        29672                       # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data        23330                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total        23330                       # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total            4                       # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data        62011                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total        62011                       # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst       505976                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadCleanReq_accesses::total       505976                       # number of ReadCleanReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data       167978                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.ReadSharedReq_accesses::total       167978                       # number of ReadSharedReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker         4079                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker         2282                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst       505976                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data       229989                       # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total       742326                       # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker         4079                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker         2282                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst       505976                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data       229989                       # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total       742326                       # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker     0.077960                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker     0.119194                       # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total     0.092753                       # miss rate for ReadReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.637269                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_miss_rate::total     0.637269                       # miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.018914                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.018914                       # miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.451105                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.451105                       # miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.124642                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.166480                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.018914                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.500005                       # miss rate for demand accesses
-system.cpu1.l2cache.demand_miss_rate::total     0.159572                       # miss rate for demand accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.124642                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.166480                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.018914                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.500005                       # miss rate for overall accesses
-system.cpu1.l2cache.overall_miss_rate::total     0.159572                       # miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 20073.275862                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 19944.630872                       # average ReadReq miss latency
-system.cpu1.l2cache.ReadReq_avg_miss_latency::total 20013.931889                       # average ReadReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2196.220180                       # average UpgradeReq miss latency
-system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2196.220180                       # average UpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  2360.168024                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  2360.168024                       # average SCUpgradeReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data       982800                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total       982800                       # average SCUpgradeFailReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 50862.446706                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 50862.446706                       # average ReadExReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 60263.616682                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 60263.616682                       # average ReadCleanReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 22588.591834                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 22588.591834                       # average ReadSharedReq miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 20073.275862                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 19944.630872                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 60263.616682                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 32054.155988                       # average overall miss latency
-system.cpu1.l2cache.demand_avg_miss_latency::total 34329.100414                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 20073.275862                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 19944.630872                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 60263.616682                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 32054.155988                       # average overall miss latency
-system.cpu1.l2cache.overall_avg_miss_latency::total 34329.100414                       # average overall miss latency
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.560900                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total     0.560900                       # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.026187                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.026187                       # miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.405101                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.405101                       # miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker     0.077960                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker     0.119194                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.026187                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.447108                       # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total     0.157168                       # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker     0.077960                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker     0.119194                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.026187                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.447108                       # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total     0.157168                       # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 20355.345912                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 20430.147059                       # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 20389.830508                       # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data  2192.875438                       # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total  2192.875438                       # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data  1390.377197                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total  1390.377197                       # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data       817125                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total       817125                       # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 38342.059111                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 38342.059111                       # average ReadExReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 40269.924528                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 40269.924528                       # average ReadCleanReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 22231.608570                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 22231.608570                       # average ReadSharedReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 20355.345912                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 20430.147059                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 40269.924528                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 27680.929690                       # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 29073.767892                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 20355.345912                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 20430.147059                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 40269.924528                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 27680.929690                       # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 29073.767892                       # average overall miss latency
 system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
 system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.l2cache.unused_prefetches             502                       # number of HardPF blocks evicted w/o reference
-system.cpu1.l2cache.writebacks::writebacks        26072                       # number of writebacks
-system.cpu1.l2cache.writebacks::total           26072                       # number of writebacks
-system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data           73                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.ReadExReq_mshr_hits::total           73                       # number of ReadExReq MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::cpu1.data           73                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::cpu1.data           73                       # number of overall MSHR hits
-system.cpu1.l2cache.overall_mshr_hits::total           73                       # number of overall MSHR hits
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          348                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          298                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        20991                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.HardPFReq_mshr_misses::total        20991                       # number of HardPFReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29049                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29049                       # number of UpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23092                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23092                       # number of SCUpgradeReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            5                       # number of SCUpgradeFailReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        32060                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadExReq_mshr_misses::total        32060                       # number of ReadExReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         8776                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         8776                       # number of ReadCleanReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        63849                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        63849                       # number of ReadSharedReq MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          348                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          298                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         8776                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::cpu1.data        95909                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.demand_mshr_misses::total       105331                       # number of demand (read+write) MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          348                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          298                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         8776                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.data        95909                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        20991                       # number of overall MSHR misses
-system.cpu1.l2cache.overall_mshr_misses::total       126322                       # number of overall MSHR misses
+system.cpu1.l2cache.unused_prefetches             790                       # number of HardPF blocks evicted w/o reference
+system.cpu1.l2cache.writebacks::writebacks        33019                       # number of writebacks
+system.cpu1.l2cache.writebacks::total           33019                       # number of writebacks
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data           57                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total           57                       # number of ReadExReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data           57                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data           57                       # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total           57                       # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker          318                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker          272                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher        24979                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total        24979                       # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data        29672                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total        29672                       # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data        23330                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total        23330                       # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total            4                       # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data        34725                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total        34725                       # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst        13250                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadCleanReq_mshr_misses::total        13250                       # number of ReadCleanReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data        68048                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        68048                       # number of ReadSharedReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker          318                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker          272                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst        13250                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data       102773                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total       116613                       # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker          318                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker          272                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst        13250                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data       102773                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher        24979                       # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total       141592                       # number of overall MSHR misses
 system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.inst          177                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         3082                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         3259                       # number of ReadReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         2423                       # number of WriteReq MSHR uncacheable
-system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2423                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::cpu1.data         3095                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.ReadReq_mshr_uncacheable::total         3272                       # number of ReadReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::cpu1.data         2450                       # number of WriteReq MSHR uncacheable
+system.cpu1.l2cache.WriteReq_mshr_uncacheable::total         2450                       # number of WriteReq MSHR uncacheable
 system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.inst          177                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data         5505                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         5682                       # number of overall MSHR uncacheable misses
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      4897500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      4155500                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_latency::total      9053000                       # number of ReadReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher    927478543                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total    927478543                       # number of HardPFReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    578238500                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    578238500                       # number of UpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    429963000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    429963000                       # number of SCUpgradeReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      4632000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      4632000                       # number of SCUpgradeFailReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1434110000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1434110000                       # number of ReadExReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    476217500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    476217500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1059165000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1059165000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker      4897500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      4155500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    476217500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2493275000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.demand_mshr_miss_latency::total   2978545500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker      4897500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      4155500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    476217500                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2493275000                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    927478543                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.overall_mshr_miss_latency::total   3906024043                       # number of overall MSHR miss cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     22219000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    414523000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    436742000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     22219000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    414523000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    436742000                       # number of overall MSHR uncacheable cycles
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.124642                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.166480                       # mshr miss rate for ReadReq accesses
-system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.140986                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::cpu1.data         5545                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.overall_mshr_uncacheable_misses::total         5722                       # number of overall MSHR uncacheable misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker      4565000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker      3925000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total      8490000                       # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher    780424807                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total    780424807                       # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data    494079500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total    494079500                       # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data    371536000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total    371536000                       # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data      2914500                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total      2914500                       # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data   1118604500                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total   1118604500                       # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    454076500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    454076500                       # number of ReadCleanReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data   1104528500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   1104528500                       # number of ReadSharedReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker      4565000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker      3925000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    454076500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data   2223133000                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total   2685699500                       # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker      4565000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker      3925000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    454076500                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data   2223133000                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    780424807                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total   3466124307                       # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst     14449000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data    418310000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total    432759000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst     14449000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data    418310000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total    432759000                       # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.077960                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.119194                       # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total     0.092753                       # mshr miss rate for ReadReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
 system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
@@ -2078,120 +2080,120 @@ system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data            1
 system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
 system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.635821                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.635821                       # mshr miss rate for ReadExReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.018914                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.018914                       # mshr miss rate for ReadCleanReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.451105                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.451105                       # mshr miss rate for ReadSharedReq accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.124642                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.166480                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.018914                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.499625                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.demand_mshr_miss_rate::total     0.159462                       # mshr miss rate for demand accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.124642                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.166480                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.018914                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.499625                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.559981                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.559981                       # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.026187                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.026187                       # mshr miss rate for ReadCleanReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.405101                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.405101                       # mshr miss rate for ReadSharedReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker     0.077960                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker     0.119194                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.026187                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.446861                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total     0.157091                       # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker     0.077960                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker     0.119194                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.026187                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.446861                       # mshr miss rate for overall accesses
 system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.overall_mshr_miss_rate::total     0.191241                       # mshr miss rate for overall accesses
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 14073.275862                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 13944.630872                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 14013.931889                       # average ReadReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44184.581154                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 44184.581154                       # average HardPFReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19905.624978                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19905.624978                       # average UpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 18619.565217                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 18619.565217                       # average SCUpgradeReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data       926400                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       926400                       # average SCUpgradeFailReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 44732.064878                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 44732.064878                       # average ReadExReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 54263.616682                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 54263.616682                       # average ReadCleanReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 16588.591834                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16588.591834                       # average ReadSharedReq mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 14073.275862                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 13944.630872                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 54263.616682                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 25996.256868                       # average overall mshr miss latency
-system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 28277.957107                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 14073.275862                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 13944.630872                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 54263.616682                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 25996.256868                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 44184.581154                       # average overall mshr miss latency
-system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 30921.170050                       # average overall mshr miss latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 125531.073446                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 134498.053212                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 134011.046333                       # average ReadReq mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 125531.073446                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 75299.364214                       # average overall mshr uncacheable latency
-system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 76864.132348                       # average overall mshr uncacheable latency
-system.cpu1.toL2Bus.snoop_filter.tot_requests      1324952                       # Total number of requests made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_requests       669028                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        10089                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.snoop_filter.tot_snoops       168501                       # Total number of snoops made to the snoop filter.
-system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       166697                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         1804                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu1.toL2Bus.trans_dist::ReadReq         10096                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadResp       652859                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteReq         2423                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WriteResp         2423                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackDirty       119114                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::WritebackClean       519969                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::CleanEvict        86535                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::HardPFReq        25223                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeReq        70168                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        40922                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeResp        84814                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          104                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExReq        57641                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadExResp        55180                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadCleanReq       463996                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::ReadSharedReq       214635                       # Transaction distribution
-system.cpu1.toL2Bus.trans_dist::InvalidateReq           32                       # Transaction distribution
-system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1391830                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       722434                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         4408                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side         7011                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_count::total          2125683                       # Packet count per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     59359428                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     24498524                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         7160                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        11168                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.pkt_size::total          83876280                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu1.toL2Bus.snoops                     355270                       # Total snoops (count)
-system.cpu1.toL2Bus.snoop_fanout::samples       998881                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::mean       0.185518                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::stdev      0.393336                       # Request fanout histogram
+system.cpu1.l2cache.overall_mshr_miss_rate::total     0.190741                       # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 14355.345912                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 14430.147059                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 14389.830508                       # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 31243.236599                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 31243.236599                       # average HardPFReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 16651.371664                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16651.371664                       # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 15925.246464                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 15925.246464                       # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data       728625                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total       728625                       # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 32213.232541                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 32213.232541                       # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 34269.924528                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 34269.924528                       # average ReadCleanReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 16231.608570                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 16231.608570                       # average ReadSharedReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 14355.345912                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 14430.147059                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 34269.924528                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 21631.488815                       # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 23030.875631                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 14355.345912                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 14430.147059                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 34269.924528                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 21631.488815                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 31243.236599                       # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 24479.662036                       # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 81632.768362                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 135156.704362                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 132261.308068                       # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst 81632.768362                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data 75439.134355                       # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total 75630.723523                       # average overall mshr uncacheable latency
+system.cpu1.toL2Bus.snoop_filter.tot_requests      1487204                       # Total number of requests made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_requests       751274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_requests        11138                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.snoop_filter.tot_snoops       179165                       # Total number of snoops made to the snoop filter.
+system.cpu1.toL2Bus.snoop_filter.hit_single_snoops       176020                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops         3145                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.cpu1.toL2Bus.trans_dist::ReadReq         12644                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp       724299                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq         2450                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp         2450                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackDirty       147816                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WritebackClean       578146                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::CleanEvict       101473                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq        30088                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq        71412                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq        41204                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp        85825                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq           45                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp          100                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq        69105                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp        66696                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadCleanReq       505976                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadSharedReq       245752                       # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::InvalidateReq          247                       # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1517770                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side       838774                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         5606                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        10127                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total          2372277                       # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     64732868                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     29385740                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side         9128                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side        16316                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total          94144052                       # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops                     388756                       # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples      1114505                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean       0.179300                       # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev      0.390891                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::0            815375     81.63%     81.63% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::1            181702     18.19%     99.82% # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::2              1804      0.18%    100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0            917819     82.35%     82.35% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1            193541     17.37%     99.72% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2              3145      0.28%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
 system.cpu1.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu1.toL2Bus.snoop_fanout::total        998881                       # Request fanout histogram
-system.cpu1.toL2Bus.reqLayer0.occupancy    1279425500                       # Layer occupancy (ticks)
-system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.snoopLayer0.occupancy     79453408                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoop_fanout::total       1114505                       # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy    1441037000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
+system.cpu1.toL2Bus.snoopLayer0.occupancy     80111937                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer0.occupancy    696171000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.occupancy    759141000                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer1.occupancy    318356500                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.occupancy    375865500                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer2.occupancy      2618000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.occupancy      3324000                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
-system.cpu1.toL2Bus.respLayer3.occupancy      4219000                       # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.occupancy      6050495                       # Layer occupancy (ticks)
 system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
-system.iobus.trans_dist::ReadReq                31021                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               31021                       # Transaction distribution
-system.iobus.trans_dist::WriteReq               59425                       # Transaction distribution
-system.iobus.trans_dist::WriteResp              59425                       # Transaction distribution
-system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56620                       # Packet count per connected master and slave (bytes)
+system.iobus.trans_dist::ReadReq                31015                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               31015                       # Transaction distribution
+system.iobus.trans_dist::WriteReq               59422                       # Transaction distribution
+system.iobus.trans_dist::WriteResp              59422                       # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56602                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          122                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
@@ -2210,11 +2212,11 @@ system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.bridge.master::total       107934                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total       107916                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72958                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.realview.ide.dma::total        72958                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  180892                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71564                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_count::total                  180874                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        71546                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          244                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
@@ -2233,23 +2235,23 @@ system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.bridge.master::total       162814                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total       162796                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321272                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.realview.ide.dma::total      2321272                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2484086                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.reqLayer0.occupancy             48736000                       # Layer occupancy (ticks)
+system.iobus.pkt_size::total                  2484068                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy             48726000                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer1.occupancy               106500                       # Layer occupancy (ticks)
+system.iobus.reqLayer1.occupancy               106000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               319500                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               321000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                32500                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                32000                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer4.occupancy                16000                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer7.occupancy                93000                       # Layer occupancy (ticks)
+system.iobus.reqLayer7.occupancy                95000                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy               609000                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy               601500                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer10.occupancy               23500                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
@@ -2263,7 +2265,7 @@ system.iobus.reqLayer16.occupancy               48000                       # La
 system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer17.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer18.occupancy               11500                       # Layer occupancy (ticks)
+system.iobus.reqLayer18.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer19.occupancy                2500                       # Layer occupancy (ticks)
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
@@ -2271,25 +2273,25 @@ system.iobus.reqLayer20.occupancy                9000                       # La
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer21.occupancy               12000                       # Layer occupancy (ticks)
 system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6160500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             6164000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            32043500                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            32044500                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           187096722                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           187734328                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer0.occupancy            84733000                       # Layer occupancy (ticks)
+system.iobus.respLayer0.occupancy            84718000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer3.occupancy            36782000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36461                       # number of replacements
-system.iocache.tags.tagsinuse               14.380038                       # Cycle average of tags in use
+system.iocache.tags.replacements                36445                       # number of replacements
+system.iocache.tags.tagsinuse               14.386648                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36477                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                36461                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         290749964000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide    14.380038                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.898752                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.898752                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         289174340000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide    14.386648                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.899166                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.899166                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
@@ -2303,14 +2305,14 @@ system.iocache.demand_misses::realview.ide        36479                       #
 system.iocache.demand_misses::total             36479                       # number of demand (read+write) misses
 system.iocache.overall_misses::realview.ide        36479                       # number of overall misses
 system.iocache.overall_misses::total            36479                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     32883377                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     32883377                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   4577110345                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   4577110345                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   4609993722                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   4609993722                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   4609993722                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   4609993722                       # number of overall miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide     36421877                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     36421877                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   4307524451                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4307524451                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   4343946328                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4343946328                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   4343946328                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4343946328                       # number of overall miss cycles
 system.iocache.ReadReq_accesses::realview.ide          255                       # number of ReadReq accesses(hits+misses)
 system.iocache.ReadReq_accesses::total            255                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
@@ -2327,22 +2329,22 @@ system.iocache.demand_miss_rate::realview.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 128954.419608                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 128954.419608                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 126355.740531                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 126355.740531                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 126373.906138                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 126373.906138                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 126373.906138                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 126373.906138                       # average overall miss latency
-system.iocache.blocked_cycles::no_mshrs            24                       # number of cycles access was blocked
+system.iocache.ReadReq_avg_miss_latency::realview.ide 142830.890196                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 142830.890196                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118913.550436                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 118913.550436                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 119080.740371                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 119080.740371                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 119080.740371                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 119080.740371                       # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs            22                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
+system.iocache.blocked::no_mshrs                    7                       # number of cycles access was blocked
 system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
-system.iocache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs     3.142857                       # average number of cycles each access was blocked
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.iocache.writebacks::writebacks           36206                       # number of writebacks
-system.iocache.writebacks::total                36206                       # number of writebacks
+system.iocache.writebacks::writebacks           36190                       # number of writebacks
+system.iocache.writebacks::total                36190                       # number of writebacks
 system.iocache.ReadReq_mshr_misses::realview.ide          255                       # number of ReadReq MSHR misses
 system.iocache.ReadReq_mshr_misses::total          255                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
@@ -2351,14 +2353,14 @@ system.iocache.demand_mshr_misses::realview.ide        36479
 system.iocache.demand_mshr_misses::total        36479                       # number of demand (read+write) MSHR misses
 system.iocache.overall_mshr_misses::realview.ide        36479                       # number of overall MSHR misses
 system.iocache.overall_mshr_misses::total        36479                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     20133377                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     20133377                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2764215832                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   2764215832                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   2784349209                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2784349209                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   2784349209                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2784349209                       # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide     23671877                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     23671877                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2493982137                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2493982137                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   2517654014                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2517654014                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   2517654014                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2517654014                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -2367,540 +2369,546 @@ system.iocache.demand_mshr_miss_rate::realview.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 78954.419608                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 78954.419608                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 76308.961793                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 76308.961793                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 76327.454398                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 76327.454398                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 76327.454398                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 76327.454398                       # average overall mshr miss latency
-system.l2c.tags.replacements                   124374                       # number of replacements
-system.l2c.tags.tagsinuse                62971.222447                       # Cycle average of tags in use
-system.l2c.tags.total_refs                     421293                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   188431                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     2.235795                       # Average number of references to valid blocks.
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 92830.890196                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 92830.890196                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68848.888499                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68848.888499                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 69016.530442                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 69016.530442                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 69016.530442                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 69016.530442                       # average overall mshr miss latency
+system.l2c.tags.replacements                   126308                       # number of replacements
+system.l2c.tags.tagsinuse                63017.044477                       # Cycle average of tags in use
+system.l2c.tags.total_refs                     424315                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   190178                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                     2.231147                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   13456.936548                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker     3.884029                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.itb.walker     0.161578                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     7408.035333                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2772.307356                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 35669.502662                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     1440.723489                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      421.652649                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1798.018803                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.205337                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000059                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.itb.walker     0.000002                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.113038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.042302                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.544273                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.021984                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.006434                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.027436                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.960865                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1022        32172                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        31879                       # Occupied blocks per task id
+system.l2c.tags.occ_blocks::writebacks   13637.426679                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker     4.018602                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.043991                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     7319.345128                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2841.087210                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 35552.012227                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     1437.607406                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data      447.669169                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher  1777.834065                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.208091                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000061                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000001                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.111684                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.043352                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher     0.542481                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.021936                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.006831                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher     0.027128                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.961564                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022        30519                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023            5                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        33346                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::2          296                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::3         5261                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1022::4        26614                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2          165                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3         4688                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4        25665                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4            5                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
 system.l2c.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2          368                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         2433                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        29060                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1022     0.490906                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1023     0.000092                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.486435                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                  5838028                       # Number of tag accesses
-system.l2c.tags.data_accesses                 5838028                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks       257920                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          257920                       # number of WritebackDirty hits
-system.l2c.UpgradeReq_hits::cpu0.data           32259                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data            1955                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total               34214                       # number of UpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu0.data          2096                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::cpu1.data           941                       # number of SCUpgradeReq hits
-system.l2c.SCUpgradeReq_hits::total              3037                       # number of SCUpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data             4136                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data             1368                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total                 5504                       # number of ReadExReq hits
-system.l2c.ReadSharedReq_hits::cpu0.dtb.walker           86                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.itb.walker           68                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.inst        28311                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data        47114                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        47400                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           25                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.itb.walker           16                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.inst         6412                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data         5086                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         3327                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           137845                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker            86                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker            68                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst               28311                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data               51250                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.l2cache.prefetcher        47400                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker            25                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker            16                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                6412                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                6454                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.l2cache.prefetcher         3327                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                  143349                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker           86                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker           68                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst              28311                       # number of overall hits
-system.l2c.overall_hits::cpu0.data              51250                       # number of overall hits
-system.l2c.overall_hits::cpu0.l2cache.prefetcher        47400                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker           25                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker           16                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst               6412                       # number of overall hits
-system.l2c.overall_hits::cpu1.data               6454                       # number of overall hits
-system.l2c.overall_hits::cpu1.l2cache.prefetcher         3327                       # number of overall hits
-system.l2c.overall_hits::total                 143349                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data          9332                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          2240                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total             11572                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu0.data          606                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data         1282                       # number of SCUpgradeReq misses
-system.l2c.SCUpgradeReq_misses::total            1888                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          11165                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data           7705                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total              18870                       # number of ReadExReq misses
-system.l2c.ReadSharedReq_misses::cpu0.dtb.walker            6                       # number of ReadSharedReq misses
+system.l2c.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         2267                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        30712                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022     0.465683                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023     0.000076                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.508820                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                  5890164                       # Number of tag accesses
+system.l2c.tags.data_accesses                 5890164                       # Number of data accesses
+system.l2c.WritebackDirty_hits::writebacks       260994                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          260994                       # number of WritebackDirty hits
+system.l2c.UpgradeReq_hits::cpu0.data           31980                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data            2487                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total               34467                       # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data          1985                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data           965                       # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total              2950                       # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data             3870                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data             1490                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total                 5360                       # number of ReadExReq hits
+system.l2c.ReadSharedReq_hits::cpu0.dtb.walker           97                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.itb.walker           76                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.inst        27673                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data        45621                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu0.l2cache.prefetcher        45892                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.dtb.walker           31                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.itb.walker           37                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.inst        10962                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data         9208                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.l2cache.prefetcher         5411                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           145008                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker            97                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker            76                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst               27673                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data               49491                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher        45892                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker            31                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker            37                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst               10962                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data               10698                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher         5411                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                  150368                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker           97                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker           76                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst              27673                       # number of overall hits
+system.l2c.overall_hits::cpu0.data              49491                       # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher        45892                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker           31                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker           37                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst              10962                       # number of overall hits
+system.l2c.overall_hits::cpu1.data              10698                       # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher         5411                       # number of overall hits
+system.l2c.overall_hits::total                 150368                       # number of overall hits
+system.l2c.UpgradeReq_misses::cpu0.data          8680                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          2870                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total             11550                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data          542                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data         1323                       # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total            1865                       # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data          11368                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data           8031                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total              19399                       # number of ReadExReq misses
+system.l2c.ReadSharedReq_misses::cpu0.dtb.walker            7                       # number of ReadSharedReq misses
 system.l2c.ReadSharedReq_misses::cpu0.itb.walker            2                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.inst        17548                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         8846                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       135065                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.inst         2364                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          796                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         5489                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total         170116                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker            6                       # number of demand (read+write) misses
+system.l2c.ReadSharedReq_misses::cpu0.inst        17607                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         8862                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.l2cache.prefetcher       133884                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.inst         2288                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data          856                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.l2cache.prefetcher         6026                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total         169532                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker            7                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.itb.walker            2                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst             17548                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             20011                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.l2cache.prefetcher       135065                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst              2364                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data              8501                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.l2cache.prefetcher         5489                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                188986                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker            6                       # number of overall misses
+system.l2c.demand_misses::cpu0.inst             17607                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             20230                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher       133884                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst              2288                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data              8887                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher         6026                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                188931                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker            7                       # number of overall misses
 system.l2c.overall_misses::cpu0.itb.walker            2                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst            17548                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            20011                       # number of overall misses
-system.l2c.overall_misses::cpu0.l2cache.prefetcher       135065                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst             2364                       # number of overall misses
-system.l2c.overall_misses::cpu1.data             8501                       # number of overall misses
-system.l2c.overall_misses::cpu1.l2cache.prefetcher         5489                       # number of overall misses
-system.l2c.overall_misses::total               188986                       # number of overall misses
-system.l2c.UpgradeReq_miss_latency::cpu0.data     27811000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data      6496500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total     34307500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu0.data      5695500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data      2358500                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total      8054000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data   1626743500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   1013044000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total   2639787500                       # number of ReadExReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker       809500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       272000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.inst   2308407000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data   1204319000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  19595366985                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.inst    315452500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    119571000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher    851586047                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total  24395784032                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker       809500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.itb.walker       272000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   2308407000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data   2831062500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  19595366985                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst    315452500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   1132615000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher    851586047                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     27035571532                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker       809500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.itb.walker       272000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   2308407000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data   2831062500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  19595366985                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst    315452500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   1132615000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher    851586047                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    27035571532                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks       257920                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       257920                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data        41591                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         4195                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total           45786                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu0.data         2702                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data         2223                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::total          4925                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data        15301                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data         9073                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total            24374                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker           92                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           70                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.inst        45859                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data        55960                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       182465                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           25                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           16                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.inst         8776                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data         5882                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher         8816                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       307961                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker           92                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker           70                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst           45859                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data           71261                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.l2cache.prefetcher       182465                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker           25                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker           16                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst            8776                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data           14955                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.l2cache.prefetcher         8816                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total              332335                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker           92                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker           70                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst          45859                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data          71261                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.l2cache.prefetcher       182465                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker           25                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker           16                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst           8776                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data          14955                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.l2cache.prefetcher         8816                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total             332335                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.224375                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.533969                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.252741                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.224278                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.576698                       # miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::total     0.383350                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.729691                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.849223                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.774186                       # miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.065217                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.028571                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.382651                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.158077                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.269371                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.135328                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.552395                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.065217                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.028571                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.382651                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.280813                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.269371                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.568439                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.568661                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.065217                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.028571                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.382651                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.280813                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.269371                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.568439                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.568661                       # miss rate for overall accesses
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  2980.175739                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  2900.223214                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total  2964.699274                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  9398.514851                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data  1839.703588                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total  4265.889831                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 145700.268697                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 131478.780013                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 139893.349232                       # average ReadExReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker 134916.666667                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker       136000                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 131548.153636                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 136142.776396                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 145081.012735                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 133440.143824                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 150214.824121                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 155144.114957                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 143406.757930                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 134916.666667                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.itb.walker       136000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 131548.153636                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 141475.313578                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 145081.012735                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 133440.143824                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 133233.149041                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 155144.114957                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 143055.948758                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 134916.666667                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.itb.walker       136000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 131548.153636                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 141475.313578                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 145081.012735                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 133440.143824                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 133233.149041                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 155144.114957                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 143055.948758                       # average overall miss latency
+system.l2c.overall_misses::cpu0.inst            17607                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            20230                       # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher       133884                       # number of overall misses
+system.l2c.overall_misses::cpu1.inst             2288                       # number of overall misses
+system.l2c.overall_misses::cpu1.data             8887                       # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher         6026                       # number of overall misses
+system.l2c.overall_misses::total               188931                       # number of overall misses
+system.l2c.UpgradeReq_miss_latency::cpu0.data     11274000                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data      4127500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total     15401500                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data      1640500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data      1015500                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total      2656000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   1087660500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data    661855000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total   1749515500                       # number of ReadExReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.dtb.walker       703500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.itb.walker       174000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.inst   1440677500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data    776893500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.l2cache.prefetcher  12971819632                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.inst    189843000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data     77251000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.l2cache.prefetcher    662486557                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total  16119848689                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker       703500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker       174000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst   1440677500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data   1864554000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher  12971819632                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    189843000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data    739106000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher    662486557                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     17869364189                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker       703500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker       174000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst   1440677500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data   1864554000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher  12971819632                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    189843000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data    739106000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher    662486557                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    17869364189                       # number of overall miss cycles
+system.l2c.WritebackDirty_accesses::writebacks       260994                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       260994                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data        40660                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         5357                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total           46017                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data         2527                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data         2288                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total          4815                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data        15238                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data         9521                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total            24759                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.dtb.walker          104                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.itb.walker           78                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.inst        45280                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data        54483                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.l2cache.prefetcher       179776                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.dtb.walker           31                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.itb.walker           37                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.inst        13250                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data        10064                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.l2cache.prefetcher        11437                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       314540                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker          104                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker           78                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst           45280                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data           69721                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher       179776                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker           31                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker           37                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst           13250                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data           19585                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher        11437                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total              339299                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker          104                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker           78                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst          45280                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data          69721                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher       179776                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker           31                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker           37                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst          13250                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data          19585                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher        11437                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total             339299                       # number of overall (read+write) accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.213478                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.535748                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.250994                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data     0.214484                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data     0.578234                       # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total     0.387331                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.746030                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.843504                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.783513                       # miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.dtb.walker     0.067308                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.itb.walker     0.025641                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.inst     0.388847                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.162656                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.inst     0.172679                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.085056                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.538984                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.067308                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.025641                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.388847                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.290156                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.172679                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.453766                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.556827                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.067308                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.025641                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.388847                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.290156                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.172679                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.453766                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.556827                       # miss rate for overall accesses
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data  1298.847926                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data  1438.153310                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total  1333.463203                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data  3026.752768                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data   767.573696                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total  1424.128686                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 95677.383885                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 82412.526460                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 90185.860096                       # average ReadExReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.dtb.walker       100500                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.itb.walker        87000                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.inst 81824.132447                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 87665.707515                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.l2cache.prefetcher 96888.497744                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.inst 82973.339161                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 90246.495327                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.l2cache.prefetcher 109938.028045                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 95084.401110                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker       100500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker        87000                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 81824.132447                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 92167.770638                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 96888.497744                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 82973.339161                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 83167.098008                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 109938.028045                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 94581.430199                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker       100500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker        87000                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 81824.132447                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 92167.770638                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 96888.497744                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 82973.339161                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 83167.098008                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 109938.028045                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 94581.430199                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               97172                       # number of writebacks
-system.l2c.writebacks::total                    97172                       # number of writebacks
+system.l2c.writebacks::writebacks               98955                       # number of writebacks
+system.l2c.writebacks::total                    98955                       # number of writebacks
 system.l2c.ReadSharedReq_mshr_hits::cpu0.inst            4                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.inst            9                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total           13                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::cpu1.inst           10                       # number of ReadSharedReq MSHR hits
+system.l2c.ReadSharedReq_mshr_hits::total           14                       # number of ReadSharedReq MSHR hits
 system.l2c.demand_mshr_hits::cpu0.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst              9                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 13                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst             10                       # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total                 14                       # number of demand (read+write) MSHR hits
 system.l2c.overall_mshr_hits::cpu0.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst             9                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                13                       # number of overall MSHR hits
-system.l2c.CleanEvict_mshr_misses::writebacks         2825                       # number of CleanEvict MSHR misses
-system.l2c.CleanEvict_mshr_misses::total         2825                       # number of CleanEvict MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         9332                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         2240                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total        11572                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          606                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1282                       # number of SCUpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::total         1888                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        11165                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data         7705                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total         18870                       # number of ReadExReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker            6                       # number of ReadSharedReq MSHR misses
+system.l2c.overall_mshr_hits::cpu1.inst            10                       # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total                14                       # number of overall MSHR hits
+system.l2c.CleanEvict_mshr_misses::writebacks         3251                       # number of CleanEvict MSHR misses
+system.l2c.CleanEvict_mshr_misses::total         3251                       # number of CleanEvict MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         8680                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         2870                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total        11550                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data          542                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data         1323                       # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total         1865                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        11368                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data         8031                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total         19399                       # number of ReadExReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.dtb.walker            7                       # number of ReadSharedReq MSHR misses
 system.l2c.ReadSharedReq_mshr_misses::cpu0.itb.walker            2                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        17544                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data         8846                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       135065                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         2355                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data          796                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         5489                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total       170103                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker            6                       # number of demand (read+write) MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.inst        17603                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data         8862                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.l2cache.prefetcher       133884                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.inst         2278                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data          856                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.l2cache.prefetcher         6026                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total       169518                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker            7                       # number of demand (read+write) MSHR misses
 system.l2c.demand_mshr_misses::cpu0.itb.walker            2                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst        17544                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data        20011                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       135065                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst         2355                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data         8501                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         5489                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           188973                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker            6                       # number of overall MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst        17603                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data        20230                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher       133884                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         2278                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data         8887                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher         6026                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           188917                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker            7                       # number of overall MSHR misses
 system.l2c.overall_mshr_misses::cpu0.itb.walker            2                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst        17544                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data        20011                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       135065                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst         2355                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data         8501                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         5489                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          188973                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst        17603                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data        20230                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher       133884                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst         2278                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data         8887                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher         6026                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          188917                       # number of overall MSHR misses
 system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31817                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        31792                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::cpu1.inst          177                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3079                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::total        44095                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28499                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2423                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::total        30922                       # number of WriteReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data         3092                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::total        44083                       # number of ReadReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        28463                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data         2450                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::total        30913                       # number of WriteReq MSHR uncacheable
 system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        60316                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        60255                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::cpu1.inst          177                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data         5502                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::total        75017                       # number of overall MSHR uncacheable misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    678754000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data    162023000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    840777000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     45192500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     94781500                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total    139974000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   1515091017                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    935989514                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total   2451080531                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker       749500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       252000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   2132646516                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data   1115857006                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  18244681120                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    291145013                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    111607507                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher    796678627                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total  22693617289                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker       749500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       252000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst   2132646516                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data   2630948023                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  18244681120                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst    291145013                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   1047597021                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher    796678627                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  25144697820                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker       749500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       252000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst   2132646516                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data   2630948023                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  18244681120                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst    291145013                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   1047597021                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    796678627                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  25144697820                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst   1023815000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5801182501                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     19032500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    359054501                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   7203084502                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst   1023815000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5801182501                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     19032500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data    359054501                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   7203084502                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data         5542                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::total        74996                       # number of overall MSHR uncacheable misses
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data    208012000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     65421000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total    273433000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data     13993000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data     32976000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total     46969000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data    973980500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data    581545000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   1555525500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.dtb.walker       633500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.itb.walker       154000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.inst   1264511501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    688273500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.l2cache.prefetcher  11632976638                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.inst    166489000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     68690501                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.l2cache.prefetcher    602225559                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total  14423954199                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker       633500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker       154000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst   1264511501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data   1662254000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher  11632976638                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    166489000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data    650235501                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher    602225559                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  15979479699                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker       633500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker       154000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst   1264511501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data   1662254000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher  11632976638                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    166489000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data    650235501                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher    602225559                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  15979479699                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    581355000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   5801887500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst     11263000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data    362609000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   6757114500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    581355000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   5801887500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst     11263000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data    362609000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   6757114500                       # number of overall MSHR uncacheable cycles
 system.l2c.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
 system.l2c.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.224375                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.533969                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.252741                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.224278                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.576698                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.383350                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.729691                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.849223                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.774186                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.065217                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.028571                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.382564                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.158077                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.268345                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.135328                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.552352                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.065217                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.028571                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.382564                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.280813                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.268345                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.568439                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.568622                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.065217                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.028571                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.382564                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.280813                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.740224                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.268345                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.568439                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.622618                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.568622                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 72734.033433                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 72331.696429                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 72656.152783                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 74575.082508                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 73932.527301                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 74138.771186                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 135700.046305                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 121478.197794                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 129892.979915                       # average ReadExReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker 124916.666667                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker       126000                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 121559.878933                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 126142.550983                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 135080.747196                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 123628.455626                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 140210.435930                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 145140.941337                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 133411.035014                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 124916.666667                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker       126000                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 121559.878933                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 131475.089851                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 135080.747196                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 123628.455626                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 123232.210446                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 145140.941337                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 133059.737740                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 124916.666667                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker       126000                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 121559.878933                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 131475.089851                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 135080.747196                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 123628.455626                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 123232.210446                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 145140.941337                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 133059.737740                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 113479.827089                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182329.650847                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 107528.248588                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 116613.998376                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 163353.770314                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 113479.827089                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96179.827923                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 107528.248588                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 65258.906034                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 96019.362305                       # average overall mshr uncacheable latency
-system.membus.trans_dist::ReadReq               44095                       # Transaction distribution
-system.membus.trans_dist::ReadResp             214453                       # Transaction distribution
-system.membus.trans_dist::WriteReq              30922                       # Transaction distribution
-system.membus.trans_dist::WriteResp             30922                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       133378                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            14958                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq            73332                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeReq          39852                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
-system.membus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             39426                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            18801                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq        170358                       # Transaction distribution
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.213478                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.535748                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.250994                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.214484                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.578234                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total     0.387331                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.746030                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.843504                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.783513                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.dtb.walker     0.067308                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.itb.walker     0.025641                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.388759                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.162656                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.171925                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.085056                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.538939                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.067308                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.025641                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.388759                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.290156                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.171925                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.453766                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.556786                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.067308                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.025641                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.388759                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.290156                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher     0.744727                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.171925                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.453766                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher     0.526886                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.556786                       # mshr miss rate for overall accesses
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 23964.516129                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 22794.773519                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 23673.852814                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 25817.343173                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 24925.170068                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 25184.450402                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 85677.383885                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 72412.526460                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 80185.860096                       # average ReadExReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.dtb.walker        90500                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.itb.walker        77000                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 71834.999773                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 77665.707515                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 86888.475382                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 73085.601405                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 80245.912383                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99937.862429                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 85088.039022                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker        90500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        77000                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71834.999773                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 82167.770638                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 86888.475382                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 73085.601405                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 73167.041859                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99937.862429                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 84584.657278                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker        90500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        77000                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71834.999773                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 82167.770638                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 86888.475382                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 73085.601405                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 73167.041859                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 99937.862429                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 84584.657278                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 64437.486145                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 182495.203196                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 63632.768362                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 117273.285899                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 153281.639181                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 64437.486145                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 96288.897187                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 63632.768362                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 65429.267412                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 90099.665315                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        512702                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       293222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          588                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.trans_dist::ReadReq               44083                       # Transaction distribution
+system.membus.trans_dist::ReadResp             213856                       # Transaction distribution
+system.membus.trans_dist::WriteReq              30913                       # Transaction distribution
+system.membus.trans_dist::WriteResp             30913                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       135145                       # Transaction distribution
+system.membus.trans_dist::CleanEvict            15700                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq            75854                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq          40085                       # Transaction distribution
+system.membus.trans_dist::UpgradeResp              16                       # Transaction distribution
+system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
+system.membus.trans_dist::ReadExReq             39863                       # Transaction distribution
+system.membus.trans_dist::ReadExResp            19313                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq        169773                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107934                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       107916                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           34                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13764                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       651465                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       773197                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72955                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        72955                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 846152                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162814                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio        13740                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       656506                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       778196                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72939                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        72939                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 851135                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       162796                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           68                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        27528                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18344268                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     18534678                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2318144                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.iocache.mem_side::total      2318144                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                20852822                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                           120859                       # Total snoops (count)
-system.membus.snoop_fanout::samples            582572                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio        27480                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18452748                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     18643092                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2317120                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total      2317120                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                20960212                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                           123593                       # Total snoops (count)
+system.membus.snoop_fanout::samples            436796                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.011900                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.108438                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  582572    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  431598     98.81%     98.81% # Request fanout histogram
+system.membus.snoop_fanout::1                    5198      1.19%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              582572                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            88269500                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              436796                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            88259500                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy               19000                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy            11360500                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy            11350000                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy           969988933                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy           980369236                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy         1109172490                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy         1108695304                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy            1385877                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy            1346131                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -2943,52 +2951,52 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests       961097                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests       519247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests       138785                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops          20683                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops        19864                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops          819                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              44098                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp            467805                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteReq             30922                       # Transaction distribution
-system.toL2Bus.trans_dist::WriteResp            30922                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       391320                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          106223                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq          107477                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeReq         42889                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp         150366                       # Transaction distribution
-system.toL2Bus.trans_dist::SCUpgradeFailReq          104                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeFailResp          104                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq            50473                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp           50473                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       423722                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        36224                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1241271                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       253131                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               1494402                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     34264962                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      3773844                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total               38038806                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          438960                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples           896783                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.336520                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.474448                       # Request fanout histogram
+system.toL2Bus.snoop_filter.tot_requests       980232                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests       530887                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests       150046                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops          20267                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops        19482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_snoops          785                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.trans_dist::ReadReq              44086                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp            477451                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq             30913                       # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp            30913                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       359949                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          109182                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq          110235                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq         43035                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp         153270                       # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq          100                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp          100                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq            50915                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp           50915                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       433367                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4592                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side      1224504                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side       296079                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               1520583                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side     33710224                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side      4970948                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total               38681172                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          378680                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples           843567                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.376795                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.486500                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                 595817     66.44%     66.44% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                 300147     33.47%     99.91% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    819      0.09%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                 526500     62.41%     62.41% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                 316282     37.49%     99.91% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2                    785      0.09%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              2                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total             896783                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy          864823852                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total             843567                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy          877207087                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           360123                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           360619                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy         645977888                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy         640962681                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy         202227821                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy         223907403                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
index da0ada0fc..db033150d 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  2.909587                       # Nu
 sim_ticks                                2909586837500                       # Number of ticks simulated
 final_tick                               2909586837500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 812558                       # Simulator instruction rate (inst/s)
-host_op_rate                                   979692                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            21023218607                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 578440                       # Number of bytes of host memory used
-host_seconds                                   138.40                       # Real time elapsed on the host
+host_inst_rate                                 581636                       # Simulator instruction rate (inst/s)
+host_op_rate                                   701272                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            15048595995                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 573724                       # Number of bytes of host memory used
+host_seconds                                   193.35                       # Real time elapsed on the host
 sim_insts                                   112457033                       # Number of instructions simulated
 sim_ops                                     135588117                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt
index 254a8cf36..bc56e0971 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt
@@ -1,27 +1,27 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.783855                       # Number of seconds simulated
-sim_ticks                                2783854535000                       # Number of ticks simulated
-final_tick                               2783854535000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.783854                       # Number of seconds simulated
+sim_ticks                                2783853866500                       # Number of ticks simulated
+final_tick                               2783853866500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1181524                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1438316                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            23038118447                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 579724                       # Number of bytes of host memory used
-host_seconds                                   120.84                       # Real time elapsed on the host
-sim_insts                                   142771651                       # Number of instructions simulated
-sim_ops                                     173801592                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 806647                       # Simulator instruction rate (inst/s)
+host_op_rate                                   981963                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            15728650419                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 576800                       # Number of bytes of host memory used
+host_seconds                                   176.99                       # Real time elapsed on the host
+sim_insts                                   142770436                       # Number of instructions simulated
+sim_ops                                     173800089                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu0.dtb.walker          320                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu0.inst           724196                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          4660000                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          4660192                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu1.dtb.walker          128                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu1.inst           482816                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          5664516                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          5664388                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             11533000                       # Number of bytes read from this memory
+system.physmem.bytes_read::total             11533064                       # Number of bytes read from this memory
 system.physmem.bytes_inst_read::cpu0.inst       724196                       # Number of instructions bytes read from this memory
 system.physmem.bytes_inst_read::cpu1.inst       482816                       # Number of instructions bytes read from this memory
 system.physmem.bytes_inst_read::total         1207012                       # Number of instructions bytes read from this memory
@@ -32,42 +32,42 @@ system.physmem.bytes_written::total           8858100                       # Nu
 system.physmem.num_reads::cpu0.dtb.walker            5                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu0.inst             19769                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             73331                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             73334                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu1.inst              7544                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             88509                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             88507                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                189176                       # Number of read requests responded to by this memory
+system.physmem.num_reads::total                189177                       # Number of read requests responded to by this memory
 system.physmem.num_writes::writebacks          138134                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu0.data             4379                       # Number of write requests responded to by this memory
 system.physmem.num_writes::cpu1.data                2                       # Number of write requests responded to by this memory
 system.physmem.num_writes::total               142515                       # Number of write requests responded to by this memory
 system.physmem.bw_read::cpu0.dtb.walker           115                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu0.itb.walker            23                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              260141                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             1673938                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              260142                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             1674007                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu1.dtb.walker            46                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu1.inst              173434                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data             2034774                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data             2034729                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::realview.ide              345                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 4142817                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         260141                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 4142841                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         260142                       # Instruction read bandwidth from this memory (bytes/s)
 system.physmem.bw_inst_read::cpu1.inst         173434                       # Instruction read bandwidth from this memory (bytes/s)
 system.physmem.bw_inst_read::total             433576                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           3175660                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           3175661                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu0.data               6292                       # Write bandwidth from this memory (bytes/s)
 system.physmem.bw_write::cpu1.data                  3                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                3181955                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           3175660                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_write::total                3181956                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           3175661                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.dtb.walker          115                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu0.itb.walker           23                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             260141                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            1680230                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             260142                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            1680299                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.dtb.walker           46                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.inst             173434                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data            2034777                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data            2034732                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::realview.ide             345                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                7324772                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                7324797                       # Total bandwidth to/from this memory (bytes/s)
 system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
@@ -116,45 +116,45 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                     5703                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort                5703                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walkWaitTime::samples         5703                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0           5703    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total         5703                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walks                     5701                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort                5701                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walkWaitTime::samples         5701                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0           5701    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total         5701                       # Table walker wait (enqueue to first request) latency
 system.cpu0.dtb.walker.walksPending::samples      6705500                       # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::0        6705500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.dtb.walker.walksPending::total      6705500                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         3075     65.68%     65.68% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1607     34.32%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         4682                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         5703                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkPageSizes::4K         3076     65.73%     65.73% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         1604     34.27%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         4680                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         5701                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         5703                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         4682                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         5701                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         4680                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         4682                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        10385                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         4680                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        10381                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    15997085                       # DTB read hits
-system.cpu0.dtb.read_misses                      4809                       # DTB read misses
-system.cpu0.dtb.write_hits                   11281852                       # DTB write hits
-system.cpu0.dtb.write_misses                      894                       # DTB write misses
+system.cpu0.dtb.read_hits                    15997245                       # DTB read hits
+system.cpu0.dtb.read_misses                      4805                       # DTB read misses
+system.cpu0.dtb.write_hits                   11281011                       # DTB write hits
+system.cpu0.dtb.write_misses                      896                       # DTB write misses
 system.cpu0.dtb.flush_tlb                        2813                       # Number of times complete TLB was flushed
 system.cpu0.dtb.flush_tlb_mva                     403                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3232                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_entries                    3231                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                   770                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                   769                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.dtb.perms_faults                      202                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                16001894                       # DTB read accesses
-system.cpu0.dtb.write_accesses               11282746                       # DTB write accesses
+system.cpu0.dtb.read_accesses                16002050                       # DTB read accesses
+system.cpu0.dtb.write_accesses               11281907                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         27278937                       # DTB hits
-system.cpu0.dtb.misses                           5703                       # DTB misses
-system.cpu0.dtb.accesses                     27284640                       # DTB accesses
+system.cpu0.dtb.hits                         27278256                       # DTB hits
+system.cpu0.dtb.misses                           5701                       # DTB misses
+system.cpu0.dtb.accesses                     27283957                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -192,8 +192,8 @@ system.cpu0.itb.walker.walkWaitTime::total         2590                       #
 system.cpu0.itb.walker.walksPending::samples      6702500                       # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::0        6702500    100.00%    100.00% # Table walker pending requests distribution
 system.cpu0.itb.walker.walksPending::total      6702500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         1366     72.81%     72.81% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          510     27.19%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::4K         1367     72.87%     72.87% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          509     27.13%    100.00% # Table walker page sizes translated
 system.cpu0.itb.walker.walkPageSizes::total         1876                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         2590                       # Table walker requests started/completed, data/inst
@@ -202,7 +202,7 @@ system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         1876                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::total         1876                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin::total         4466                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    74797685                       # ITB inst hits
+system.cpu0.itb.inst_hits                    74798476                       # ITB inst hits
 system.cpu0.itb.inst_misses                      2590                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
@@ -219,40 +219,40 @@ system.cpu0.itb.domain_faults                       0                       # Nu
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                74800275                       # ITB inst accesses
-system.cpu0.itb.hits                         74797685                       # DTB hits
+system.cpu0.itb.inst_accesses                74801066                       # ITB inst accesses
+system.cpu0.itb.hits                         74798476                       # DTB hits
 system.cpu0.itb.misses                           2590                       # DTB misses
-system.cpu0.itb.accesses                     74800275                       # DTB accesses
-system.cpu0.numCycles                      5536444787                       # number of cpu cycles simulated
+system.cpu0.itb.accesses                     74801066                       # DTB accesses
+system.cpu0.numCycles                      5536444785                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu0.kern.inst.quiesce                    3080                       # number of quiesce instructions executed
-system.cpu0.committedInsts                   72639178                       # Number of instructions committed
-system.cpu0.committedOps                     87981810                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses             77492203                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                  5289                       # Number of float alu accesses
-system.cpu0.num_func_calls                    8694463                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts      9459638                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                    77492203                       # number of integer instructions
-system.cpu0.num_fp_insts                         5289                       # number of float instructions
-system.cpu0.num_int_register_reads          144072055                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          54447583                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                4067                       # number of times the floating registers were read
+system.cpu0.committedInsts                   72639773                       # Number of instructions committed
+system.cpu0.committedOps                     87981470                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses             77491639                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                  5273                       # Number of float alu accesses
+system.cpu0.num_func_calls                    8694385                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts      9459738                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                    77491639                       # number of integer instructions
+system.cpu0.num_fp_insts                         5273                       # number of float instructions
+system.cpu0.num_int_register_reads          144069521                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          54447635                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads                4051                       # number of times the floating registers were read
 system.cpu0.num_fp_register_writes               1224                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           268879809                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           31833575                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     27909868                       # number of memory refs
-system.cpu0.num_load_insts                   16164638                       # Number of load instructions
-system.cpu0.num_store_insts                  11745230                       # Number of store instructions
-system.cpu0.num_idle_cycles              5353616276.220466                       # Number of idle cycles
-system.cpu0.num_busy_cycles              182828510.779535                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.033023                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.966977                       # Percentage of idle cycles
-system.cpu0.Branches                         18600800                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                 2188      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 61776579     68.83%     68.83% # Class of executed instruction
-system.cpu0.op_class::IntMult                   59680      0.07%     68.90% # Class of executed instruction
+system.cpu0.num_cc_register_reads           268878195                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           31834253                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     27909194                       # number of memory refs
+system.cpu0.num_load_insts                   16164821                       # Number of load instructions
+system.cpu0.num_store_insts                  11744373                       # Number of store instructions
+system.cpu0.num_idle_cycles              5353617701.078379                       # Number of idle cycles
+system.cpu0.num_busy_cycles              182827083.921621                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.033022                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.966978                       # Percentage of idle cycles
+system.cpu0.Branches                         18600825                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass                 2187      0.00%      0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 61776865     68.83%     68.83% # Class of executed instruction
+system.cpu0.op_class::IntMult                   59682      0.07%     68.90% # Class of executed instruction
 system.cpu0.op_class::IntDiv                        0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::FloatAdd                      0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::FloatCmp                      0      0.00%     68.90% # Class of executed instruction
@@ -276,24 +276,24 @@ system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.90% # Cl
 system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.90% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc              4414      0.00%     68.90% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc              4413      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.90% # Class of executed instruction
 system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.90% # Class of executed instruction
-system.cpu0.op_class::MemRead                16164638     18.01%     86.91% # Class of executed instruction
-system.cpu0.op_class::MemWrite               11745230     13.09%    100.00% # Class of executed instruction
+system.cpu0.op_class::MemRead                16164821     18.01%     86.91% # Class of executed instruction
+system.cpu0.op_class::MemWrite               11744373     13.09%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                  89752729                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements           819392                       # number of replacements
+system.cpu0.op_class::total                  89752341                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements           819388                       # number of replacements
 system.cpu0.dcache.tags.tagsinuse          511.997174                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           53783791                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           819904                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            65.597669                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.total_refs           53783376                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           819900                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            65.597483                       # Average number of references to valid blocks.
 system.cpu0.dcache.tags.warmup_cycle         23053500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   475.830580                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data    36.166594                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.929357                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   475.830508                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data    36.166666                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.929356                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::cpu1.data     0.070638                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
@@ -301,90 +301,90 @@ system.cpu0.dcache.tags.age_task_id_blocks_1024::0          286
 system.cpu0.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        219234764                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       219234764                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     15305281                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     14823482                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       30128763                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data     10894769                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data     11445022                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      22339791                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       185755                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       209286                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       395041                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       234992                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       222324                       # number of LoadLockedReq hits
+system.cpu0.dcache.tags.tag_accesses        219233084                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       219233084                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     15305417                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     14823075                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       30128492                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data     10893994                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data     11445651                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      22339645                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       185752                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       209291                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       395043                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       234995                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       222321                       # number of LoadLockedReq hits
 system.cpu0.dcache.LoadLockedReq_hits::total       457316                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       236691                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data       223431                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       236694                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data       223428                       # number of StoreCondReq hits
 system.cpu0.dcache.StoreCondReq_hits::total       460122                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     26200050                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data     26268504                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        52468554                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     26385805                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data     26477790                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       52863595                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       197438                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data       198880                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       396318                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       137575                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data       164088                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       301663                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data        54345                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data        61721                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       116066                       # number of SoftPFReq misses
+system.cpu0.dcache.demand_hits::cpu0.data     26199411                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data     26268726                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        52468137                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     26385163                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data     26478017                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       52863180                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       197452                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data       198861                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       396313                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       137507                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data       164158                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       301665                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data        54352                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data        61713                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       116065                       # number of SoftPFReq misses
 system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         4663                       # number of LoadLockedReq misses
 system.cpu0.dcache.LoadLockedReq_misses::cpu1.data         3966                       # number of LoadLockedReq misses
 system.cpu0.dcache.LoadLockedReq_misses::total         8629                       # number of LoadLockedReq misses
 system.cpu0.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       335013                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data       362968                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total        697981                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       389358                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data       424689                       # number of overall misses
-system.cpu0.dcache.overall_misses::total       814047                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     15502719                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     15022362                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     30525081                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data     11032344                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data     11609110                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     22641454                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       240100                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       271007                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       511107                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       239655                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       226290                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.demand_misses::cpu0.data       334959                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data       363019                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total        697978                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       389311                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data       424732                       # number of overall misses
+system.cpu0.dcache.overall_misses::total       814043                       # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     15502869                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     15021936                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     30524805                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data     11031501                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data     11609809                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     22641310                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       240104                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       271004                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       511108                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       239658                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       226287                       # number of LoadLockedReq accesses(hits+misses)
 system.cpu0.dcache.LoadLockedReq_accesses::total       465945                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       236691                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       223433                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       236694                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       223430                       # number of StoreCondReq accesses(hits+misses)
 system.cpu0.dcache.StoreCondReq_accesses::total       460124                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     26535063                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data     26631472                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     53166535                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     26775163                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data     26902479                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     53677642                       # number of overall (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu0.data     26534370                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data     26631745                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     53166115                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     26774474                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data     26902749                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     53677223                       # number of overall (read+write) accesses
 system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.012736                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.013239                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.013238                       # miss rate for ReadReq accesses
 system.cpu0.dcache.ReadReq_miss_rate::total     0.012983                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012470                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014134                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.013323                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226343                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.227747                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.227087                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.012465                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.014140                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.013324                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.226369                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.227720                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.227085                       # miss rate for SoftPFReq accesses
 system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.019457                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.017526                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018519                       # miss rate for LoadLockedReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000009                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.012625                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.013629                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.012624                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.013631                       # miss rate for demand accesses
 system.cpu0.dcache.demand_miss_rate::total     0.013128                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014542                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.015786                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.015165                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.014540                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.015788                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.015166                       # miss rate for overall accesses
 system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
@@ -393,14 +393,14 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.cpu0.dcache.writebacks::writebacks       682241                       # number of writebacks
 system.cpu0.dcache.writebacks::total           682241                       # number of writebacks
-system.cpu0.icache.tags.replacements          1698998                       # number of replacements
+system.cpu0.icache.tags.replacements          1698997                       # number of replacements
 system.cpu0.icache.tags.tagsinuse          511.663679                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          145341757                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1699510                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            85.519801                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.total_refs          145340473                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1699509                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            85.519096                       # Average number of references to valid blocks.
 system.cpu0.icache.tags.warmup_cycle       7831491500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   455.121661                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst    56.542018                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   455.121595                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst    56.542085                       # Average occupied blocks per requestor
 system.cpu0.icache.tags.occ_percent::cpu0.inst     0.888909                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_percent::cpu1.inst     0.110434                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
@@ -410,43 +410,43 @@ system.cpu0.icache.tags.age_task_id_blocks_1024::1           77
 system.cpu0.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        148740789                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       148740789                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     73955506                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     71386251                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      145341757                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     73955506                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     71386251                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       145341757                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     73955506                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     71386251                       # number of overall hits
-system.cpu0.icache.overall_hits::total      145341757                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       844055                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst       855461                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1699516                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       844055                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst       855461                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1699516                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       844055                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst       855461                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1699516                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     74799561                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     72241712                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    147041273                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     74799561                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     72241712                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    147041273                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     74799561                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     72241712                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    147041273                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011284                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.011842                       # miss rate for ReadReq accesses
+system.cpu0.icache.tags.tag_accesses        148739503                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       148739503                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     73956240                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     71384233                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      145340473                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     73956240                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     71384233                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       145340473                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     73956240                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     71384233                       # number of overall hits
+system.cpu0.icache.overall_hits::total      145340473                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       844112                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst       855403                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1699515                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       844112                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst       855403                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1699515                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       844112                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst       855403                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1699515                       # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     74800352                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     72239636                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    147039988                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     74800352                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     72239636                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    147039988                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     74800352                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     72239636                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    147039988                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.011285                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.011841                       # miss rate for ReadReq accesses
 system.cpu0.icache.ReadReq_miss_rate::total     0.011558                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011284                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.011842                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.011285                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.011841                       # miss rate for demand accesses
 system.cpu0.icache.demand_miss_rate::total     0.011558                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011284                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.011842                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.011285                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.011841                       # miss rate for overall accesses
 system.cpu0.icache.overall_miss_rate::total     0.011558                       # miss rate for overall accesses
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
@@ -454,8 +454,8 @@ system.cpu0.icache.blocked::no_mshrs                0                       # nu
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1698998                       # number of writebacks
-system.cpu0.icache.writebacks::total          1698998                       # number of writebacks
+system.cpu0.icache.writebacks::writebacks      1698997                       # number of writebacks
+system.cpu0.icache.writebacks::total          1698997                       # number of writebacks
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -485,45 +485,45 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                     6189                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort                6189                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walkWaitTime::samples         6189                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0           6189    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total         6189                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walks                     6190                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort                6190                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walkWaitTime::samples         6190                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0           6190    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total         6190                       # Table walker wait (enqueue to first request) latency
 system.cpu1.dtb.walker.walksPending::samples   1000002000                       # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::0     1000002000    100.00%    100.00% # Table walker pending requests distribution
 system.cpu1.dtb.walker.walksPending::total   1000002000                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         3697     73.27%     73.27% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::4K         3698     73.27%     73.27% # Table walker page sizes translated
 system.cpu1.dtb.walker.walkPageSizes::1M         1349     26.73%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         5046                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         6189                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkPageSizes::total         5047                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         6190                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         6189                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5046                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         6190                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5047                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5046                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        11235                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5047                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        11237                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    15527164                       # DTB read hits
-system.cpu1.dtb.read_misses                      5392                       # DTB read misses
-system.cpu1.dtb.write_hits                   11842009                       # DTB write hits
-system.cpu1.dtb.write_misses                      797                       # DTB write misses
+system.cpu1.dtb.read_hits                    15526731                       # DTB read hits
+system.cpu1.dtb.read_misses                      5394                       # DTB read misses
+system.cpu1.dtb.write_hits                   11842705                       # DTB write hits
+system.cpu1.dtb.write_misses                      796                       # DTB write misses
 system.cpu1.dtb.flush_tlb                        2817                       # Number of times complete TLB was flushed
 system.cpu1.dtb.flush_tlb_mva                     514                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    3188                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_entries                    3189                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.dtb.prefetch_faults                   922                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.dtb.perms_faults                      243                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                15532556                       # DTB read accesses
-system.cpu1.dtb.write_accesses               11842806                       # DTB write accesses
+system.cpu1.dtb.read_accesses                15532125                       # DTB read accesses
+system.cpu1.dtb.write_accesses               11843501                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                         27369173                       # DTB hits
-system.cpu1.dtb.misses                           6189                       # DTB misses
-system.cpu1.dtb.accesses                     27375362                       # DTB accesses
+system.cpu1.dtb.hits                         27369436                       # DTB hits
+system.cpu1.dtb.misses                           6190                       # DTB misses
+system.cpu1.dtb.accesses                     27375626                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -571,7 +571,7 @@ system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2110                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2110                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin::total         5161                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    72239602                       # ITB inst hits
+system.cpu1.itb.inst_hits                    72237526                       # ITB inst hits
 system.cpu1.itb.inst_misses                      3051                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
@@ -588,40 +588,40 @@ system.cpu1.itb.domain_faults                       0                       # Nu
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                72242653                       # ITB inst accesses
-system.cpu1.itb.hits                         72239602                       # DTB hits
+system.cpu1.itb.inst_accesses                72240577                       # ITB inst accesses
+system.cpu1.itb.hits                         72237526                       # DTB hits
 system.cpu1.itb.misses                           3051                       # DTB misses
-system.cpu1.itb.accesses                     72242653                       # DTB accesses
-system.cpu1.numCycles                        88015617                       # number of cpu cycles simulated
+system.cpu1.itb.accesses                     72240577                       # DTB accesses
+system.cpu1.numCycles                        88014282                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   70132473                       # Number of instructions committed
-system.cpu1.committedOps                     85819782                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             75669076                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                  6195                       # Number of float alu accesses
-system.cpu1.num_func_calls                    8179499                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      9270637                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    75669076                       # number of integer instructions
-system.cpu1.num_fp_insts                         6195                       # number of float instructions
-system.cpu1.num_int_register_reads          140985520                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          52730881                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                4705                       # number of times the floating registers were read
+system.cpu1.committedInsts                   70130663                       # Number of instructions committed
+system.cpu1.committedOps                     85818619                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             75668279                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                  6211                       # Number of float alu accesses
+system.cpu1.num_func_calls                    8179291                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      9270395                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    75668279                       # number of integer instructions
+system.cpu1.num_fp_insts                         6211                       # number of float instructions
+system.cpu1.num_int_register_reads          140985352                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          52729833                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads                4721                       # number of times the floating registers were read
 system.cpu1.num_fp_register_writes               1492                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           261969734                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes           30530329                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                     28028748                       # number of memory refs
-system.cpu1.num_load_insts                   15690947                       # Number of load instructions
-system.cpu1.num_store_insts                  12337801                       # Number of store instructions
-system.cpu1.num_idle_cycles              85360941.513009                       # Number of idle cycles
-system.cpu1.num_busy_cycles              2654675.486991                       # Number of busy cycles
+system.cpu1.num_cc_register_reads           261966626                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes           30529225                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                     28028988                       # number of memory refs
+system.cpu1.num_load_insts                   15690476                       # Number of load instructions
+system.cpu1.num_store_insts                  12338512                       # Number of store instructions
+system.cpu1.num_idle_cycles              85359668.730648                       # Number of idle cycles
+system.cpu1.num_busy_cycles              2654613.269352                       # Number of busy cycles
 system.cpu1.not_idle_fraction                0.030161                       # Percentage of non-idle cycles
 system.cpu1.idle_fraction                    0.969839                       # Percentage of idle cycles
-system.cpu1.Branches                         17796178                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                  149      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 59375458     67.88%     67.88% # Class of executed instruction
-system.cpu1.op_class::IntMult                   57193      0.07%     67.95% # Class of executed instruction
+system.cpu1.Branches                         17795727                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass                  150      0.00%      0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 59374032     67.88%     67.88% # Class of executed instruction
+system.cpu1.op_class::IntMult                   57191      0.07%     67.95% # Class of executed instruction
 system.cpu1.op_class::IntDiv                        0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::FloatAdd                      0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::FloatCmp                      0      0.00%     67.95% # Class of executed instruction
@@ -645,15 +645,15 @@ system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.95% # Cl
 system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.95% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc              4155      0.00%     67.95% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc              4156      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.95% # Class of executed instruction
 system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.95% # Class of executed instruction
-system.cpu1.op_class::MemRead                15690947     17.94%     85.89% # Class of executed instruction
-system.cpu1.op_class::MemWrite               12337801     14.11%    100.00% # Class of executed instruction
+system.cpu1.op_class::MemRead                15690476     17.94%     85.89% # Class of executed instruction
+system.cpu1.op_class::MemWrite               12338512     14.11%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  87465703                       # Class of executed instruction
+system.cpu1.op_class::total                  87464517                       # Class of executed instruction
 system.iobus.trans_dist::ReadReq                30164                       # Transaction distribution
 system.iobus.trans_dist::ReadResp               30164                       # Transaction distribution
 system.iobus.trans_dist::WriteReq               59002                       # Transaction distribution
@@ -705,12 +705,12 @@ system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321
 system.iobus.pkt_size_system.realview.ide.dma::total      2321152                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size::total                  2480213                       # Cumulative packet size per connected master and slave (bytes)
 system.iocache.tags.replacements                36430                       # number of replacements
-system.iocache.tags.tagsinuse                0.909893                       # Cycle average of tags in use
+system.iocache.tags.tagsinuse                0.909889                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
 system.iocache.tags.sampled_refs                36446                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         227409731009                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide     0.909893                       # Average occupied blocks per requestor
+system.iocache.tags.warmup_cycle         227409732009                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide     0.909889                       # Average occupied blocks per requestor
 system.iocache.tags.occ_percent::realview.ide     0.056868                       # Average percentage of cache occupancy
 system.iocache.tags.occ_percent::total       0.056868                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
@@ -750,20 +750,20 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           36190                       # number of writebacks
 system.iocache.writebacks::total                36190                       # number of writebacks
-system.l2c.tags.replacements                   109907                       # number of replacements
-system.l2c.tags.tagsinuse                65155.314985                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4528037                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   175188                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    25.846730                       # Average number of references to valid blocks.
+system.l2c.tags.replacements                   109908                       # number of replacements
+system.l2c.tags.tagsinuse                65155.315514                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4528029                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   175189                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    25.846537                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   48764.087166                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::writebacks   48764.089063                       # Average occupied blocks per requestor
 system.l2c.tags.occ_blocks::cpu0.dtb.walker     2.924325                       # Average occupied blocks per requestor
 system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000096                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     5143.112513                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     4734.411223                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     5143.111803                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     4734.405961                       # Average occupied blocks per requestor
 system.l2c.tags.occ_blocks::cpu1.dtb.walker     0.978702                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     4025.485555                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     2484.315404                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     4025.485403                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     2484.320162                       # Average occupied blocks per requestor
 system.l2c.tags.occ_percent::writebacks      0.744081                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000045                       # Average percentage of cache occupancy
 system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
@@ -783,155 +783,155 @@ system.l2c.tags.age_task_id_blocks_1024::3        10699                       #
 system.l2c.tags.age_task_id_blocks_1024::4        50642                       # Occupied blocks per task id
 system.l2c.tags.occ_task_id_percent::1023     0.000061                       # Percentage of cache occupancy per task id
 system.l2c.tags.occ_task_id_percent::1024     0.996048                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 40604434                       # Number of tag accesses
-system.l2c.tags.data_accesses                40604434                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker         4715                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker         2284                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker         4980                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker         2427                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                  14406                       # number of ReadReq hits
+system.l2c.tags.tag_accesses                 40604397                       # Number of tag accesses
+system.l2c.tags.data_accesses                40604397                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker         4717                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker         2285                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker         4983                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker         2429                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                  14414                       # number of ReadReq hits
 system.l2c.WritebackDirty_hits::writebacks       682241                       # number of WritebackDirty hits
 system.l2c.WritebackDirty_hits::total          682241                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks      1666999                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total         1666999                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::writebacks      1666994                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total         1666994                       # number of WritebackClean hits
 system.l2c.UpgradeReq_hits::cpu0.data              12                       # number of UpgradeReq hits
 system.l2c.UpgradeReq_hits::cpu1.data              16                       # number of UpgradeReq hits
 system.l2c.UpgradeReq_hits::total                  28                       # number of UpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            72343                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            78788                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               151131                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        833292                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        847909                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1681201                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       246688                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       258762                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           505450                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          4715                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          2284                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              833292                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              319031                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          4980                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          2427                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              847909                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              337550                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2352188                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         4715                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         2284                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             833292                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             319031                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         4980                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         2427                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             847909                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             337550                       # number of overall hits
-system.l2c.overall_hits::total                2352188                       # number of overall hits
+system.l2c.ReadExReq_hits::cpu0.data            72274                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            78858                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               151132                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        833349                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        847851                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1681200                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       246710                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       258734                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           505444                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          4717                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          2285                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              833349                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              318984                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          4983                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          2429                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              847851                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              337592                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2352190                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         4717                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         2285                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             833349                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             318984                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         4983                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         2429                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             847851                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             337592                       # number of overall hits
+system.l2c.overall_hits::total                2352190                       # number of overall hits
 system.l2c.ReadReq_misses::cpu0.dtb.walker            5                       # number of ReadReq misses
 system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
 system.l2c.ReadReq_misses::cpu1.dtb.walker            2                       # number of ReadReq misses
 system.l2c.ReadReq_misses::total                    8                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data          1250                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          1478                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu0.data          1248                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          1480                       # number of UpgradeReq misses
 system.l2c.UpgradeReq_misses::total              2728                       # number of UpgradeReq misses
 system.l2c.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          63970                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          83806                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             147776                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu0.data          63973                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          83804                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             147777                       # number of ReadExReq misses
 system.l2c.ReadCleanReq_misses::cpu0.inst        10754                       # number of ReadCleanReq misses
 system.l2c.ReadCleanReq_misses::cpu1.inst         7544                       # number of ReadCleanReq misses
 system.l2c.ReadCleanReq_misses::total           18298                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         9758                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         5805                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         9757                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         5806                       # number of ReadSharedReq misses
 system.l2c.ReadSharedReq_misses::total          15563                       # number of ReadSharedReq misses
 system.l2c.demand_misses::cpu0.dtb.walker            5                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu0.inst             10754                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             73728                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             73730                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu1.dtb.walker            2                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu1.inst              7544                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             89611                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                181645                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             89610                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                181646                       # number of demand (read+write) misses
 system.l2c.overall_misses::cpu0.dtb.walker            5                       # number of overall misses
 system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
 system.l2c.overall_misses::cpu0.inst            10754                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            73728                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            73730                       # number of overall misses
 system.l2c.overall_misses::cpu1.dtb.walker            2                       # number of overall misses
 system.l2c.overall_misses::cpu1.inst             7544                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            89611                       # number of overall misses
-system.l2c.overall_misses::total               181645                       # number of overall misses
-system.l2c.ReadReq_accesses::cpu0.dtb.walker         4720                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker         2285                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker         4982                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker         2427                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total              14414                       # number of ReadReq accesses(hits+misses)
+system.l2c.overall_misses::cpu1.data            89610                       # number of overall misses
+system.l2c.overall_misses::total               181646                       # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.dtb.walker         4722                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker         2286                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker         4985                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker         2429                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total              14422                       # number of ReadReq accesses(hits+misses)
 system.l2c.WritebackDirty_accesses::writebacks       682241                       # number of WritebackDirty accesses(hits+misses)
 system.l2c.WritebackDirty_accesses::total       682241                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks      1666999                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total      1666999                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         1262                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         1494                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks      1666994                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total      1666994                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         1260                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         1496                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.UpgradeReq_accesses::total            2756                       # number of UpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::total             2                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       136313                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       162594                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           298907                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       844046                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       855453                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1699499                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       256446                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       264567                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       521013                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         4720                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         2285                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          844046                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          392759                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         4982                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         2427                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          855453                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          427161                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2533833                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         4720                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         2285                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         844046                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         392759                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         4982                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         2427                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         855453                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         427161                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2533833                       # number of overall (read+write) accesses
+system.l2c.ReadExReq_accesses::cpu0.data       136247                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       162662                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           298909                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       844103                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       855395                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1699498                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       256467                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       264540                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       521007                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         4722                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         2286                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          844103                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          392714                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         4985                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         2429                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          855395                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          427202                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2533836                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         4722                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         2286                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         844103                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         392714                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         4985                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         2429                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         855395                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         427202                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2533836                       # number of overall (read+write) accesses
 system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.001059                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000438                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000437                       # miss rate for ReadReq accesses
 system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.000401                       # miss rate for ReadReq accesses
 system.l2c.ReadReq_miss_rate::total          0.000555                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.990491                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.989290                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.990476                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.989305                       # miss rate for UpgradeReq accesses
 system.l2c.UpgradeReq_miss_rate::total       0.989840                       # miss rate for UpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.469288                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.515431                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.469537                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.515203                       # miss rate for ReadExReq accesses
 system.l2c.ReadExReq_miss_rate::total        0.494388                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.012741                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.012740                       # miss rate for ReadCleanReq accesses
 system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.008819                       # miss rate for ReadCleanReq accesses
 system.l2c.ReadCleanReq_miss_rate::total     0.010767                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.038051                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.021942                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.038044                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.021948                       # miss rate for ReadSharedReq accesses
 system.l2c.ReadSharedReq_miss_rate::total     0.029871                       # miss rate for ReadSharedReq accesses
 system.l2c.demand_miss_rate::cpu0.dtb.walker     0.001059                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.itb.walker     0.000438                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.012741                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.187718                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.000437                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.012740                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.187745                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::cpu1.dtb.walker     0.000401                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::cpu1.inst       0.008819                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.209783                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.209760                       # miss rate for demand accesses
 system.l2c.demand_miss_rate::total           0.071688                       # miss rate for demand accesses
 system.l2c.overall_miss_rate::cpu0.dtb.walker     0.001059                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.itb.walker     0.000438                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.012741                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.187718                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.000437                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.012740                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.187745                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::cpu1.dtb.walker     0.000401                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::cpu1.inst      0.008819                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.209783                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.209760                       # miss rate for overall accesses
 system.l2c.overall_miss_rate::total          0.071688                       # miss rate for overall accesses
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
@@ -941,48 +941,54 @@ system.l2c.avg_blocked_cycles::no_mshrs           nan                       # av
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.l2c.writebacks::writebacks              101944                       # number of writebacks
 system.l2c.writebacks::total                   101944                       # number of writebacks
+system.membus.snoop_filter.tot_requests        367178                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       155396                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          488                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               40087                       # Transaction distribution
 system.membus.trans_dist::ReadResp              74196                       # Transaction distribution
 system.membus.trans_dist::WriteReq              27546                       # Transaction distribution
 system.membus.trans_dist::WriteResp             27546                       # Transaction distribution
 system.membus.trans_dist::WritebackDirty       138134                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             8203                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             8204                       # Transaction distribution
 system.membus.trans_dist::UpgradeReq             4507                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp            4509                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            145997                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           145997                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            145998                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           145998                       # Transaction distribution
 system.membus.trans_dist::ReadSharedReq         34109                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
 system.membus.trans_dist::InvalidateResp        36224                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105404                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         1946                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       506563                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       613923                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       506566                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       613926                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::system.physmem.port       109358                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.iocache.mem_side::total       109358                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 723281                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 723284                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159061                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         3892                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18091708                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     18254681                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     18091772                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     18254745                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2331520                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2331520                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                20586201                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total                20586265                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            434809                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.snoop_fanout::samples            434811                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.012707                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.112006                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  434809    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  429286     98.73%     98.73% # Request fanout histogram
+system.membus.snoop_fanout::1                    5525      1.27%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              434809                       # Request fanout histogram
+system.membus.snoop_fanout::total              434811                       # Request fanout histogram
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
 system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
@@ -1024,47 +1030,47 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests      5060329                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2540912                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests        39261                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5060315                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2540903                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests        39264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.toL2Bus.snoop_filter.tot_snoops            422                       # Total number of snoops made to the snoop filter.
 system.toL2Bus.snoop_filter.hit_single_snoops          422                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              71251                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2291780                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadReq              71253                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2291775                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             27546                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            27546                       # Transaction distribution
 system.toL2Bus.trans_dist::WritebackDirty       682241                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1698998                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          137151                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1698997                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          137147                       # Transaction distribution
 system.toL2Bus.trans_dist::UpgradeReq            2756                       # Transaction distribution
 system.toL2Bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
 system.toL2Bus.trans_dist::UpgradeResp           2758                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           298907                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          298907                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1699516                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       521013                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5116074                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2581970                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        20766                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        41562                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               7760372                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    217540984                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     96321057                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        41532                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        83124                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              313986697                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          182969                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          5322182                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.018547                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.134917                       # Request fanout histogram
+system.toL2Bus.trans_dist::ReadExReq           298909                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          298909                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1699515                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       521007                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5116071                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2581958                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        20768                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        41564                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               7760361                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    217540856                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     96320801                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        41536                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        83128                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              313986321                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          115322                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          5254527                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.018786                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.135767                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                5223474     98.15%     98.15% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                  98708      1.85%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                5155817     98.12%     98.12% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                  98710      1.88%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            5322182                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::total            5254527                       # Request fanout histogram
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt
index e91a37dbe..0b3858068 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-timing/stats.txt
@@ -1,137 +1,141 @@
 
 ---------- Begin Simulation Statistics ----------
-sim_seconds                                  2.909645                       # Number of seconds simulated
-sim_ticks                                2909644861500                       # Number of ticks simulated
-final_tick                               2909644861500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_seconds                                  2.903880                       # Number of seconds simulated
+sim_ticks                                2903879904500                       # Number of ticks simulated
+final_tick                               2903879904500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 753896                       # Simulator instruction rate (inst/s)
-host_op_rate                                   908960                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            19506336140                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 580236                       # Number of bytes of host memory used
-host_seconds                                   149.16                       # Real time elapsed on the host
-sim_insts                                   112454211                       # Number of instructions simulated
-sim_ops                                     135584166                       # Number of ops (including micro ops) simulated
+host_inst_rate                                 558564                       # Simulator instruction rate (inst/s)
+host_op_rate                                   673462                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            14421337908                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 577056                       # Number of bytes of host memory used
+host_seconds                                   201.36                       # Real time elapsed on the host
+sim_insts                                   112472356                       # Number of instructions simulated
+sim_ops                                     135608165                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.dtb.walker          256                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.inst           522464                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data          4660352                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.dtb.walker          192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker          192                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker           64                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst           557092                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data          4007584                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker          320                       # Number of bytes read from this memory
 system.physmem.bytes_read::cpu1.itb.walker           64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst           664132                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data          4241316                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst           629760                       # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data          4985028                       # Number of bytes read from this memory
 system.physmem.bytes_read::realview.ide           960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10089736                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst       522464                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst       664132                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         1186596                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7511872                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu0.data          8852                       # Number of bytes written to this memory
-system.physmem.bytes_written::cpu1.data          8672                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7529396                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu0.dtb.walker            4                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.inst             13451                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data             73321                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.dtb.walker            3                       # Number of read requests responded to by this memory
+system.physmem.bytes_read::total             10181064                       # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst       557092                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst       629760                       # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total         1186852                       # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks      7592448                       # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data         17516                       # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data             8                       # Number of bytes written to this memory
+system.physmem.bytes_written::total           7609972                       # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.dtb.walker            3                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker            1                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst             17158                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data             63137                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
 system.physmem.num_reads::cpu1.itb.walker            1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst             13543                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data             66287                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst              9840                       # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data             77892                       # Number of read requests responded to by this memory
 system.physmem.num_reads::realview.ide             15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                166625                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          117373                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu0.data             2213                       # Number of write requests responded to by this memory
-system.physmem.num_writes::cpu1.data             2168                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               121754                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu0.dtb.walker            88                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.inst              179563                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data             1601691                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.dtb.walker            66                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.num_reads::total                168052                       # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks          118632                       # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data             4379                       # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data                2                       # Number of write requests responded to by this memory
+system.physmem.num_writes::total               123013                       # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.dtb.walker            66                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker            22                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst              191844                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data             1380079                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker           110                       # Total read bandwidth from this memory (bytes/s)
 system.physmem.bw_read::cpu1.itb.walker            22                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst              228252                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data             1457675                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::realview.ide              330                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 3467686                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst         179563                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst         228252                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             407815                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks           2581714                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu0.data               3042                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu1.data               2980                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total                2587737                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks           2581714                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.dtb.walker           88                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst             179563                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data            1604733                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.dtb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst              216868                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data             1716678                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::realview.ide              331                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total                 3506021                       # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst         191844                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst         216868                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total             408712                       # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks           2614587                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data               6032                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data                  3                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total                2620622                       # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks           2614587                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker           66                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker           22                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst             191844                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data            1386111                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker          110                       # Total bandwidth to/from this memory (bytes/s)
 system.physmem.bw_total::cpu1.itb.walker           22                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst             228252                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data            1460655                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::realview.ide             330                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6055424                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                        166625                       # Number of read requests accepted
-system.physmem.writeReqs                       121754                       # Number of write requests accepted
-system.physmem.readBursts                      166625                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                     121754                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                 10658176                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                      5824                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                   7541376                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                  10089736                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                7529396                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                       91                       # Number of DRAM read bursts serviced by the write queue
+system.physmem.bw_total::cpu1.inst             216868                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data            1716681                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide             331                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total                6126643                       # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs                        168052                       # Number of read requests accepted
+system.physmem.writeReqs                       123013                       # Number of write requests accepted
+system.physmem.readBursts                      168052                       # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts                     123013                       # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM                 10746816                       # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ                      8512                       # Total number of bytes read from write queue
+system.physmem.bytesWritten                   7623936                       # Total number of bytes written to DRAM
+system.physmem.bytesReadSys                  10181064                       # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys                7609972                       # Total written bytes from the system interface side
+system.physmem.servicedByWrQ                      133                       # Number of DRAM read bursts serviced by the write queue
 system.physmem.mergedWrBursts                    3888                       # Number of DRAM write bursts merged with an existing one
 system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0               10080                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                9979                       # Per bank write bursts
-system.physmem.perBankRdBursts::2               10697                       # Per bank write bursts
-system.physmem.perBankRdBursts::3               10657                       # Per bank write bursts
-system.physmem.perBankRdBursts::4               18793                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                9662                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                9670                       # Per bank write bursts
-system.physmem.perBankRdBursts::7               10491                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                9280                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                9982                       # Per bank write bursts
-system.physmem.perBankRdBursts::10               9231                       # Per bank write bursts
-system.physmem.perBankRdBursts::11               8678                       # Per bank write bursts
-system.physmem.perBankRdBursts::12               9823                       # Per bank write bursts
-system.physmem.perBankRdBursts::13              10380                       # Per bank write bursts
-system.physmem.perBankRdBursts::14               9718                       # Per bank write bursts
-system.physmem.perBankRdBursts::15               9413                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                7393                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                7263                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                8284                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                8168                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                7485                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                7265                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                7108                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                7667                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                7080                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                7523                       # Per bank write bursts
-system.physmem.perBankWrBursts::10               6694                       # Per bank write bursts
-system.physmem.perBankWrBursts::11               6470                       # Per bank write bursts
-system.physmem.perBankWrBursts::12               7527                       # Per bank write bursts
-system.physmem.perBankWrBursts::13               7859                       # Per bank write bursts
-system.physmem.perBankWrBursts::14               7260                       # Per bank write bursts
-system.physmem.perBankWrBursts::15               6788                       # Per bank write bursts
+system.physmem.perBankRdBursts::0                9950                       # Per bank write bursts
+system.physmem.perBankRdBursts::1                9634                       # Per bank write bursts
+system.physmem.perBankRdBursts::2               10758                       # Per bank write bursts
+system.physmem.perBankRdBursts::3               10205                       # Per bank write bursts
+system.physmem.perBankRdBursts::4               18891                       # Per bank write bursts
+system.physmem.perBankRdBursts::5               10113                       # Per bank write bursts
+system.physmem.perBankRdBursts::6               10004                       # Per bank write bursts
+system.physmem.perBankRdBursts::7               10172                       # Per bank write bursts
+system.physmem.perBankRdBursts::8                9614                       # Per bank write bursts
+system.physmem.perBankRdBursts::9               10312                       # Per bank write bursts
+system.physmem.perBankRdBursts::10               9754                       # Per bank write bursts
+system.physmem.perBankRdBursts::11               9150                       # Per bank write bursts
+system.physmem.perBankRdBursts::12              10004                       # Per bank write bursts
+system.physmem.perBankRdBursts::13              10185                       # Per bank write bursts
+system.physmem.perBankRdBursts::14               9904                       # Per bank write bursts
+system.physmem.perBankRdBursts::15               9269                       # Per bank write bursts
+system.physmem.perBankWrBursts::0                7437                       # Per bank write bursts
+system.physmem.perBankWrBursts::1                7207                       # Per bank write bursts
+system.physmem.perBankWrBursts::2                8535                       # Per bank write bursts
+system.physmem.perBankWrBursts::3                7773                       # Per bank write bursts
+system.physmem.perBankWrBursts::4                7341                       # Per bank write bursts
+system.physmem.perBankWrBursts::5                7352                       # Per bank write bursts
+system.physmem.perBankWrBursts::6                7319                       # Per bank write bursts
+system.physmem.perBankWrBursts::7                7510                       # Per bank write bursts
+system.physmem.perBankWrBursts::8                7314                       # Per bank write bursts
+system.physmem.perBankWrBursts::9                7939                       # Per bank write bursts
+system.physmem.perBankWrBursts::10               7417                       # Per bank write bursts
+system.physmem.perBankWrBursts::11               7018                       # Per bank write bursts
+system.physmem.perBankWrBursts::12               7498                       # Per bank write bursts
+system.physmem.perBankWrBursts::13               7483                       # Per bank write bursts
+system.physmem.perBankWrBursts::14               7310                       # Per bank write bursts
+system.physmem.perBankWrBursts::15               6671                       # Per bank write bursts
 system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                          15                       # Number of times write queue was full causing retry
-system.physmem.totGap                    2909644504500                       # Total gap between requests
+system.physmem.numWrRetry                           8                       # Number of times write queue was full causing retry
+system.physmem.totGap                    2903879542500                       # Total gap between requests
 system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::2                    9558                       # Read request sizes (log2)
 system.physmem.readPktSize::3                      14                       # Read request sizes (log2)
 system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
 system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                  157053                       # Read request sizes (log2)
+system.physmem.readPktSize::6                  158480                       # Read request sizes (log2)
 system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::2                   4381                       # Write request sizes (log2)
 system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
 system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                 117373                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                    165652                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       613                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                       257                       # What read queue length does an incoming req see
+system.physmem.writePktSize::6                 118632                       # Write request sizes (log2)
+system.physmem.rdQLenPdf::0                    167137                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1                       521                       # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2                       249                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::3                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::4                         1                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
@@ -161,179 +165,181 @@ system.physmem.rdQLenPdf::28                        0                       # Wh
 system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
 system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                       202                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                       199                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                       189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                       185                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                       184                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                       181                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                       180                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                       176                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                       175                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                       172                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                      170                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                      169                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                      166                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                      165                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                      163                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                     2058                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                     3141                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                     6917                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                     5826                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                     6675                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                     5907                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                     5719                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                     5940                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                     6538                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                     6287                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                     6797                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                     7698                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                     6609                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                     6903                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                     8144                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                     6721                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                     6396                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                     6477                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                     1189                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                      266                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                      224                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                      145                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                      192                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                      163                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                      135                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                      103                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                      159                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                      100                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                       68                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                      108                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                      118                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                      102                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                      142                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                       95                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                      114                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                       91                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                       81                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::0                       200                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1                       192                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2                       184                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3                       180                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4                       178                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5                       178                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6                       176                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7                       168                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8                       167                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9                       167                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10                      168                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11                      166                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12                      164                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13                      161                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14                      161                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15                     2114                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16                     3025                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17                     5977                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18                     5991                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19                     6229                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20                     5865                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21                     6370                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22                     6666                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23                     7299                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24                     7284                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25                     8473                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26                     8836                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27                     7025                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28                     6679                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29                     6707                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30                     6130                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31                     5984                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32                     6012                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33                      320                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34                      308                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35                      222                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36                      203                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37                      124                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38                      204                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39                      192                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40                      147                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41                      144                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42                      164                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43                      134                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44                      153                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45                      123                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46                      153                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47                      105                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48                      108                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49                      115                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50                       93                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51                      102                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52                       89                       # What write queue length does an incoming req see
 system.physmem.wrQLenPdf::53                       88                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                       70                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                       48                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                       77                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                      115                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                       50                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                       31                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                       67                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                      118                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                       26                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                       37                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples        58581                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      310.672197                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     183.145957                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     330.231527                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127          21388     36.51%     36.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255        14603     24.93%     61.44% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383         5975     10.20%     71.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511         3225      5.51%     77.14% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639         2561      4.37%     81.51% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767         1528      2.61%     84.12% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895         1012      1.73%     85.85% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023         1135      1.94%     87.79% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151         7154     12.21%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total          58581                       # Bytes accessed per row activation
-system.physmem.rdPerTurnAround::samples          5570                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::mean        29.894255                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::stdev      552.382236                       # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::0-2047           5567     99.95%     99.95% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::2048-4095            2      0.04%     99.98% # Reads before turning the bus around for writes
+system.physmem.wrQLenPdf::54                       80                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55                       76                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56                       86                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57                       94                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58                       67                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59                       44                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60                       36                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61                       31                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62                       19                       # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63                       25                       # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples        58767                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean      312.602107                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean     182.973761                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev     334.010341                       # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127          21606     36.77%     36.77% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255        14724     25.05%     61.82% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383         5582      9.50%     71.32% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511         3238      5.51%     76.83% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639         2495      4.25%     81.07% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767         1555      2.65%     83.72% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895          968      1.65%     85.37% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023         1073      1.83%     87.19% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151         7526     12.81%    100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total          58767                       # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples          5814                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean        28.881665                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev      551.015664                       # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047           5812     99.97%     99.97% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-4095            1      0.02%     99.98% # Reads before turning the bus around for writes
 system.physmem.rdPerTurnAround::40960-43007            1      0.02%    100.00% # Reads before turning the bus around for writes
-system.physmem.rdPerTurnAround::total            5570                       # Reads before turning the bus around for writes
-system.physmem.wrPerTurnAround::samples          5570                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::mean        21.155117                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::gmean       18.796345                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::stdev       15.496905                       # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::0-3                17      0.31%      0.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::4-7                 9      0.16%      0.47% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::8-11                8      0.14%      0.61% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::12-15              13      0.23%      0.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::16-19            4758     85.42%     86.27% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::20-23             105      1.89%     88.15% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::24-27              66      1.18%     89.34% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::28-31              70      1.26%     90.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::32-35              40      0.72%     91.31% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::36-39              17      0.31%     91.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::40-43              48      0.86%     92.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::44-47              10      0.18%     92.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::48-51             152      2.73%     95.39% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::52-55               8      0.14%     95.53% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::56-59               5      0.09%     95.62% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::60-63              10      0.18%     95.80% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::64-67              62      1.11%     96.91% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::68-71               9      0.16%     97.07% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::72-75               1      0.02%     97.09% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::76-79              27      0.48%     97.58% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::80-83             105      1.89%     99.46% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::84-87               1      0.02%     99.48% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::88-91               2      0.04%     99.52% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::108-111             2      0.04%     99.55% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::112-115             1      0.02%     99.57% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::124-127             1      0.02%     99.59% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::128-131             4      0.07%     99.66% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::136-139             2      0.04%     99.69% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::140-143             1      0.02%     99.71% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::144-147             7      0.13%     99.84% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::156-159             1      0.02%     99.86% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::160-163             2      0.04%     99.89% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::176-179             5      0.09%     99.98% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::200-203             1      0.02%    100.00% # Writes before turning the bus around for reads
-system.physmem.wrPerTurnAround::total            5570                       # Writes before turning the bus around for reads
-system.physmem.totQLat                     1610742500                       # Total ticks spent queuing
-system.physmem.totMemAccLat                4733255000                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                    832670000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        9672.15                       # Average queueing delay per DRAM burst
+system.physmem.rdPerTurnAround::total            5814                       # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples          5814                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean        20.489164                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean       18.609616                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev       13.405574                       # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::0-3                19      0.33%      0.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::4-7                12      0.21%      0.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::8-11                4      0.07%      0.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::12-15              14      0.24%      0.84% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19            4869     83.75%     84.59% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23              76      1.31%     85.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27             108      1.86%     87.75% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31              83      1.43%     89.18% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35             296      5.09%     94.27% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39              49      0.84%     95.12% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43              13      0.22%     95.34% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47              11      0.19%     95.53% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51              16      0.28%     95.80% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55               6      0.10%     95.91% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59               2      0.03%     95.94% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63               6      0.10%     96.04% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67             172      2.96%     99.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71               8      0.14%     99.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75               4      0.07%     99.21% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79               4      0.07%     99.28% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83               4      0.07%     99.35% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87               1      0.02%     99.36% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99               4      0.07%     99.43% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103             1      0.02%     99.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107             1      0.02%     99.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111             6      0.10%     99.57% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115             2      0.03%     99.60% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127             1      0.02%     99.62% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131            11      0.19%     99.81% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143             3      0.05%     99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::144-147             2      0.03%     99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::160-163             2      0.03%     99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::164-167             1      0.02%     99.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::176-179             1      0.02%     99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::180-183             1      0.02%     99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::188-191             1      0.02%    100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total            5814                       # Writes before turning the bus around for reads
+system.physmem.totQLat                     1475229250                       # Total ticks spent queuing
+system.physmem.totMemAccLat                4623710500                       # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat                    839595000                       # Total ticks spent in databus transfers
+system.physmem.avgQLat                        8785.36                       # Average queueing delay per DRAM burst
 system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  28422.15                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                           3.66                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           2.59                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                        3.47                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        2.59                       # Average system write bandwidth in MiByte/s
+system.physmem.avgMemAccLat                  27535.36                       # Average memory access latency per DRAM burst
+system.physmem.avgRdBW                           3.70                       # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW                           2.63                       # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys                        3.51                       # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys                        2.62                       # Average system write bandwidth in MiByte/s
 system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
 system.physmem.busUtil                           0.05                       # Data bus utilization in percentage
 system.physmem.busUtilRead                       0.03                       # Data bus utilization in percentage for reads
 system.physmem.busUtilWrite                      0.02                       # Data bus utilization in percentage for writes
 system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                        12.25                       # Average write queue length when enqueuing
-system.physmem.readRowHits                     136266                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                     89520                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   81.82                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                  75.95                       # Row buffer hit rate for writes
-system.physmem.avgGap                     10089654.60                       # Average gap between requests
-system.physmem.pageHitRate                      79.39                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                  230678280                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                  125866125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                 702226200                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                392901840                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy           190043786400                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy            90291916755                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy           1666582969500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy             1948370345100                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              669.624992                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE   2772326098500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF     97159400000                       # Time in different power states
+system.physmem.avgWrQLen                        12.36                       # Average write queue length when enqueuing
+system.physmem.readRowHits                     138207                       # Number of row buffer hits during reads
+system.physmem.writeRowHits                     90068                       # Number of row buffer hits during writes
+system.physmem.readRowHitRate                   82.31                       # Row buffer hit rate for reads
+system.physmem.writeRowHitRate                  75.61                       # Row buffer hit rate for writes
+system.physmem.avgGap                      9976739.02                       # Average gap between requests
+system.physmem.pageHitRate                      79.53                       # Row buffer hit rate, read and write combined
+system.physmem_0.actEnergy                  228947040                       # Energy for activate commands per rank (pJ)
+system.physmem_0.preEnergy                  124921500                       # Energy for precharge commands per rank (pJ)
+system.physmem_0.readEnergy                 699870600                       # Energy for read commands per rank (pJ)
+system.physmem_0.writeEnergy                391871520                       # Energy for write commands per rank (pJ)
+system.physmem_0.refreshEnergy           189666943440                       # Energy for refresh commands per rank (pJ)
+system.physmem_0.actBackEnergy            87330979935                       # Energy for active background per rank (pJ)
+system.physmem_0.preBackEnergy           1665718515750                       # Energy for precharge background per rank (pJ)
+system.physmem_0.totalEnergy             1944162049785                       # Total energy per rank (pJ)
+system.physmem_0.averagePower              669.506247                       # Core power per rank (mW)
+system.physmem_0.memoryStateTime::IDLE   2770909332000                       # Time in different power states
+system.physmem_0.memoryStateTime::REF     96966740000                       # Time in different power states
 system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT     40158524000                       # Time in different power states
+system.physmem_0.memoryStateTime::ACT     35998339250                       # Time in different power states
 system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                  212194080                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                  115780500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                 596731200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                370662480                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy           190043786400                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy            88418921265                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy           1668225948000                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy             1947984023925                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              669.492219                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE   2775082980250                       # Time in different power states
-system.physmem_1.memoryStateTime::REF     97159400000                       # Time in different power states
+system.physmem_1.actEnergy                  215331480                       # Energy for activate commands per rank (pJ)
+system.physmem_1.preEnergy                  117492375                       # Energy for precharge commands per rank (pJ)
+system.physmem_1.readEnergy                 609889800                       # Energy for read commands per rank (pJ)
+system.physmem_1.writeEnergy                380052000                       # Energy for write commands per rank (pJ)
+system.physmem_1.refreshEnergy           189666943440                       # Energy for refresh commands per rank (pJ)
+system.physmem_1.actBackEnergy            85596128505                       # Energy for active background per rank (pJ)
+system.physmem_1.preBackEnergy           1667240315250                       # Energy for precharge background per rank (pJ)
+system.physmem_1.totalEnergy             1943826152850                       # Total energy per rank (pJ)
+system.physmem_1.averagePower              669.390575                       # Core power per rank (mW)
+system.physmem_1.memoryStateTime::IDLE   2773463023000                       # Time in different power states
+system.physmem_1.memoryStateTime::REF     96966740000                       # Time in different power states
 system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT     37402333250                       # Time in different power states
+system.physmem_1.memoryStateTime::ACT     33450042500                       # Time in different power states
 system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
 system.realview.nvmem.bytes_read::cpu0.inst           20                       # Number of bytes read from this memory
 system.realview.nvmem.bytes_read::total            20                       # Number of bytes read from this memory
@@ -383,59 +389,57 @@ system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.dtb.walker.walks                     6403                       # Table walker walks requested
-system.cpu0.dtb.walker.walksShort                6403                       # Table walker walks initiated with short descriptors
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level1         1830                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksShortTerminationLevel::Level2         4572                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.dtb.walker.walksSquashedBefore            1                       # Table walks squashed before starting
-system.cpu0.dtb.walker.walkWaitTime::samples         6402                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::0           6402    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkWaitTime::total         6402                       # Table walker wait (enqueue to first request) latency
-system.cpu0.dtb.walker.walkCompletionTime::samples         5332                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::mean 13399.287322                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::gmean 11603.034588                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::stdev  7407.871184                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::0-16383         4008     75.17%     75.17% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::16384-32767         1320     24.76%     99.92% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::131072-147455            4      0.08%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walkCompletionTime::total         5332                       # Table walker service (enqueue to completion) latency
-system.cpu0.dtb.walker.walksPending::samples   2989035968                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::mean     0.330748                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::stdev     0.470482                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::0     2000419000     66.93%     66.93% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::1      988616968     33.07%    100.00% # Table walker pending requests distribution
-system.cpu0.dtb.walker.walksPending::total   2989035968                       # Table walker pending requests distribution
-system.cpu0.dtb.walker.walkPageSizes::4K         3528     66.18%     66.18% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::1M         1803     33.82%    100.00% # Table walker page sizes translated
-system.cpu0.dtb.walker.walkPageSizes::total         5331                       # Table walker page sizes translated
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         6403                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walks                     6844                       # Table walker walks requested
+system.cpu0.dtb.walker.walksShort                6844                       # Table walker walks initiated with short descriptors
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level1         2237                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walksShortTerminationLevel::Level2         4607                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.dtb.walker.walkWaitTime::samples         6844                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::0           6844    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkWaitTime::total         6844                       # Table walker wait (enqueue to first request) latency
+system.cpu0.dtb.walker.walkCompletionTime::samples         5812                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::mean 12925.584997                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::gmean 11265.166351                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::stdev  6611.780154                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::0-8191         1551     26.69%     26.69% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::8192-16383         2959     50.91%     77.60% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::16384-24575         1234     21.23%     98.83% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::24576-32767           66      1.14%     99.97% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::81920-90111            2      0.03%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walkCompletionTime::total         5812                       # Table walker service (enqueue to completion) latency
+system.cpu0.dtb.walker.walksPending::samples    941563500                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::0      941563500    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.dtb.walker.walksPending::total    941563500                       # Table walker pending requests distribution
+system.cpu0.dtb.walker.walkPageSizes::4K         3596     61.87%     61.87% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::1M         2216     38.13%    100.00% # Table walker page sizes translated
+system.cpu0.dtb.walker.walkPageSizes::total         5812                       # Table walker page sizes translated
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data         6844                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         6403                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5331                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Requested::total         6844                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data         5812                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5331                       # Table walker requests started/completed, data/inst
-system.cpu0.dtb.walker.walkRequestOrigin::total        11734                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin_Completed::total         5812                       # Table walker requests started/completed, data/inst
+system.cpu0.dtb.walker.walkRequestOrigin::total        12656                       # Table walker requests started/completed, data/inst
 system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu0.dtb.read_hits                    12042048                       # DTB read hits
-system.cpu0.dtb.read_misses                      5594                       # DTB read misses
-system.cpu0.dtb.write_hits                    9609454                       # DTB write hits
-system.cpu0.dtb.write_misses                      809                       # DTB write misses
-system.cpu0.dtb.flush_tlb                        2941                       # Number of times complete TLB was flushed
-system.cpu0.dtb.flush_tlb_mva                     439                       # Number of times TLB was flushed by MVA
+system.cpu0.dtb.read_hits                    12196931                       # DTB read hits
+system.cpu0.dtb.read_misses                      5939                       # DTB read misses
+system.cpu0.dtb.write_hits                    9657394                       # DTB write hits
+system.cpu0.dtb.write_misses                      905                       # DTB write misses
+system.cpu0.dtb.flush_tlb                        2937                       # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva                     471                       # Number of times TLB was flushed by MVA
 system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.dtb.flush_entries                    3984                       # Number of entries that have been flushed from TLB
+system.cpu0.dtb.flush_entries                    4577                       # Number of entries that have been flushed from TLB
 system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu0.dtb.prefetch_faults                   860                       # Number of TLB faults due to prefetch
+system.cpu0.dtb.prefetch_faults                   883                       # Number of TLB faults due to prefetch
 system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu0.dtb.perms_faults                      217                       # Number of TLB faults due to permissions restrictions
-system.cpu0.dtb.read_accesses                12047642                       # DTB read accesses
-system.cpu0.dtb.write_accesses                9610263                       # DTB write accesses
+system.cpu0.dtb.perms_faults                      223                       # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses                12202870                       # DTB read accesses
+system.cpu0.dtb.write_accesses                9658299                       # DTB write accesses
 system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu0.dtb.hits                         21651502                       # DTB hits
-system.cpu0.dtb.misses                           6403                       # DTB misses
-system.cpu0.dtb.accesses                     21657905                       # DTB accesses
+system.cpu0.dtb.hits                         21854325                       # DTB hits
+system.cpu0.dtb.misses                           6844                       # DTB misses
+system.cpu0.dtb.accesses                     21861169                       # DTB accesses
 system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -465,512 +469,506 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu0.itb.walker.walks                     3203                       # Table walker walks requested
-system.cpu0.itb.walker.walksShort                3203                       # Table walker walks initiated with short descriptors
-system.cpu0.itb.walker.walksShortTerminationLevel::Level1          686                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walksShortTerminationLevel::Level2         2517                       # Level at which table walker walks with short descriptors terminate
-system.cpu0.itb.walker.walkWaitTime::samples         3203                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::0           3203    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkWaitTime::total         3203                       # Table walker wait (enqueue to first request) latency
-system.cpu0.itb.walker.walkCompletionTime::samples         2349                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::mean 13262.452107                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::gmean 11543.567684                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::stdev  6519.168051                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::4096-6143          600     25.54%     25.54% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::10240-12287          662     28.18%     53.72% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::12288-14335          191      8.13%     61.86% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::14336-16383          387     16.48%     78.33% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::16384-18431            3      0.13%     78.46% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::22528-24575          498     21.20%     99.66% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::24576-26623            8      0.34%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walkCompletionTime::total         2349                       # Table walker service (enqueue to completion) latency
-system.cpu0.itb.walker.walksPending::samples   2000380500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::0     2000380500    100.00%    100.00% # Table walker pending requests distribution
-system.cpu0.itb.walker.walksPending::total   2000380500                       # Table walker pending requests distribution
-system.cpu0.itb.walker.walkPageSizes::4K         1663     70.80%     70.80% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::1M          686     29.20%    100.00% # Table walker page sizes translated
-system.cpu0.itb.walker.walkPageSizes::total         2349                       # Table walker page sizes translated
+system.cpu0.itb.walker.walks                     3527                       # Table walker walks requested
+system.cpu0.itb.walker.walksShort                3527                       # Table walker walks initiated with short descriptors
+system.cpu0.itb.walker.walksShortTerminationLevel::Level1          843                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walksShortTerminationLevel::Level2         2684                       # Level at which table walker walks with short descriptors terminate
+system.cpu0.itb.walker.walkWaitTime::samples         3527                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::0           3527    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkWaitTime::total         3527                       # Table walker wait (enqueue to first request) latency
+system.cpu0.itb.walker.walkCompletionTime::samples         2692                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::mean 13515.230312                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::gmean 11626.856178                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::stdev  7003.990357                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::0-8191          705     26.19%     26.19% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::8192-16383         1285     47.73%     73.92% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::16384-24575          689     25.59%     99.52% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::24576-32767           12      0.45%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::81920-90111            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walkCompletionTime::total         2692                       # Table walker service (enqueue to completion) latency
+system.cpu0.itb.walker.walksPending::samples    941232000                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::0      941232000    100.00%    100.00% # Table walker pending requests distribution
+system.cpu0.itb.walker.walksPending::total    941232000                       # Table walker pending requests distribution
+system.cpu0.itb.walker.walkPageSizes::4K         1849     68.68%     68.68% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::1M          843     31.32%    100.00% # Table walker page sizes translated
+system.cpu0.itb.walker.walkPageSizes::total         2692                       # Table walker page sizes translated
 system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3203                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3203                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst         3527                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Requested::total         3527                       # Table walker requests started/completed, data/inst
 system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2349                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2349                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.walker.walkRequestOrigin::total         5552                       # Table walker requests started/completed, data/inst
-system.cpu0.itb.inst_hits                    56738612                       # ITB inst hits
-system.cpu0.itb.inst_misses                      3203                       # ITB inst misses
+system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst         2692                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin_Completed::total         2692                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.walker.walkRequestOrigin::total         6219                       # Table walker requests started/completed, data/inst
+system.cpu0.itb.inst_hits                    57466570                       # ITB inst hits
+system.cpu0.itb.inst_misses                      3527                       # ITB inst misses
 system.cpu0.itb.read_hits                           0                       # DTB read hits
 system.cpu0.itb.read_misses                         0                       # DTB read misses
 system.cpu0.itb.write_hits                          0                       # DTB write hits
 system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.flush_tlb                        2941                       # Number of times complete TLB was flushed
-system.cpu0.itb.flush_tlb_mva                     439                       # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb                        2937                       # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva                     471                       # Number of times TLB was flushed by MVA
 system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu0.itb.flush_entries                    2371                       # Number of entries that have been flushed from TLB
+system.cpu0.itb.flush_entries                    2718                       # Number of entries that have been flushed from TLB
 system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu0.itb.read_accesses                       0                       # DTB read accesses
 system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.inst_accesses                56741815                       # ITB inst accesses
-system.cpu0.itb.hits                         56738612                       # DTB hits
-system.cpu0.itb.misses                           3203                       # DTB misses
-system.cpu0.itb.accesses                     56741815                       # DTB accesses
-system.cpu0.numCycles                      2910043779                       # number of cpu cycles simulated
+system.cpu0.itb.inst_accesses                57470097                       # ITB inst accesses
+system.cpu0.itb.hits                         57466570                       # DTB hits
+system.cpu0.itb.misses                           3527                       # DTB misses
+system.cpu0.itb.accesses                     57470097                       # DTB accesses
+system.cpu0.numCycles                      2904046767                       # number of cpu cycles simulated
 system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
-system.cpu0.kern.inst.quiesce                    3033                       # number of quiesce instructions executed
-system.cpu0.committedInsts                   55199902                       # Number of instructions committed
-system.cpu0.committedOps                     66610456                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses             58846956                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                  5257                       # Number of float alu accesses
-system.cpu0.num_func_calls                    4818664                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts      7556613                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                    58846956                       # number of integer instructions
-system.cpu0.num_fp_insts                         5257                       # number of float instructions
-system.cpu0.num_int_register_reads          106933232                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes          40497320                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                3778                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes               1482                       # number of times the floating registers were written
-system.cpu0.num_cc_register_reads           240479401                       # number of times the CC registers were read
-system.cpu0.num_cc_register_writes           25666284                       # number of times the CC registers were written
-system.cpu0.num_mem_refs                     22274939                       # number of memory refs
-system.cpu0.num_load_insts                   12196843                       # Number of load instructions
-system.cpu0.num_store_insts                  10078096                       # Number of store instructions
-system.cpu0.num_idle_cycles              2694635007.442764                       # Number of idle cycles
-system.cpu0.num_busy_cycles              215408771.557236                       # Number of busy cycles
-system.cpu0.not_idle_fraction                0.074023                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.925977                       # Percentage of idle cycles
-system.cpu0.Branches                         12742817                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                  133      0.00%      0.00% # Class of executed instruction
-system.cpu0.op_class::IntAlu                 45792240     67.22%     67.22% # Class of executed instruction
-system.cpu0.op_class::IntMult                   56099      0.08%     67.30% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc              3963      0.01%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.30% # Class of executed instruction
-system.cpu0.op_class::MemRead                12196843     17.90%     85.21% # Class of executed instruction
-system.cpu0.op_class::MemWrite               10078096     14.79%    100.00% # Class of executed instruction
+system.cpu0.kern.inst.quiesce                    3031                       # number of quiesce instructions executed
+system.cpu0.committedInsts                   55929982                       # Number of instructions committed
+system.cpu0.committedOps                     67277087                       # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses             59477787                       # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses                  5777                       # Number of float alu accesses
+system.cpu0.num_func_calls                    4936884                       # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts      7560751                       # number of instructions that are conditional controls
+system.cpu0.num_int_insts                    59477787                       # number of integer instructions
+system.cpu0.num_fp_insts                         5777                       # number of float instructions
+system.cpu0.num_int_register_reads          108128339                       # number of times the integer registers were read
+system.cpu0.num_int_register_writes          41101378                       # number of times the integer registers were written
+system.cpu0.num_fp_register_reads                4484                       # number of times the floating registers were read
+system.cpu0.num_fp_register_writes               1294                       # number of times the floating registers were written
+system.cpu0.num_cc_register_reads           243146097                       # number of times the CC registers were read
+system.cpu0.num_cc_register_writes           25735731                       # number of times the CC registers were written
+system.cpu0.num_mem_refs                     22502519                       # number of memory refs
+system.cpu0.num_load_insts                   12359077                       # Number of load instructions
+system.cpu0.num_store_insts                  10143442                       # Number of store instructions
+system.cpu0.num_idle_cycles              2686489862.931067                       # Number of idle cycles
+system.cpu0.num_busy_cycles              217556904.068932                       # Number of busy cycles
+system.cpu0.not_idle_fraction                0.074915                       # Percentage of non-idle cycles
+system.cpu0.idle_fraction                    0.925085                       # Percentage of idle cycles
+system.cpu0.Branches                         12907844                       # Number of branches fetched
+system.cpu0.op_class::No_OpClass                 2203      0.00%      0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu                 46271329     67.22%     67.22% # Class of executed instruction
+system.cpu0.op_class::IntMult                   59336      0.09%     67.31% # Class of executed instruction
+system.cpu0.op_class::IntDiv                        0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatAdd                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatCmp                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatCvt                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatMult                     0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatDiv                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt                     0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdAdd                       0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc                    0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdAlu                       0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdCmp                       0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdCvt                       0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdMisc                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdMult                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc                   0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdShift                     0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt                      0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv                  0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc              4393      0.01%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult                 0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     67.31% # Class of executed instruction
+system.cpu0.op_class::MemRead                12359077     17.95%     85.27% # Class of executed instruction
+system.cpu0.op_class::MemWrite               10143442     14.73%    100.00% # Class of executed instruction
 system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                  68127374                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements           819099                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          511.702232                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs           43234609                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs           819611                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs            52.750157                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle       1736913500                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data    43.298558                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_blocks::cpu1.data   468.403674                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.084567                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::cpu1.data     0.914851                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.999418                       # Average percentage of cache occupancy
+system.cpu0.op_class::total                  68839780                       # Class of executed instruction
+system.cpu0.dcache.tags.replacements           819212                       # number of replacements
+system.cpu0.dcache.tags.tagsinuse          511.827217                       # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs           43241766                       # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs           819724                       # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs            52.751616                       # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle       1013369500                       # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data   311.161528                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data   200.665688                       # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data     0.607737                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data     0.391925                       # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
 system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
 system.cpu0.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
 system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses        177105423                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses       177105423                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data     11354436                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::cpu1.data     11757578                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total       23112014                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data      9226475                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::cpu1.data      9597217                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total      18823692                       # number of WriteReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu0.data       190286                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::cpu1.data       202415                       # number of SoftPFReq hits
-system.cpu0.dcache.SoftPFReq_hits::total       392701                       # number of SoftPFReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       213920                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       229309                       # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_hits::total       443229                       # number of LoadLockedReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu0.data       221967                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::cpu1.data       238239                       # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_hits::total       460206                       # number of StoreCondReq hits
-system.cpu0.dcache.demand_hits::cpu0.data     20580911                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::cpu1.data     21354795                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total        41935706                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data     20771197                       # number of overall hits
-system.cpu0.dcache.overall_hits::cpu1.data     21557210                       # number of overall hits
-system.cpu0.dcache.overall_hits::total       42328407                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data       199328                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::cpu1.data       200534                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total       399862                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data       149618                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::cpu1.data       149039                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total       298657                       # number of WriteReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu0.data        58774                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::cpu1.data        59550                       # number of SoftPFReq misses
-system.cpu0.dcache.SoftPFReq_misses::total       118324                       # number of SoftPFReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        10841                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        11919                       # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_misses::total        22760                       # number of LoadLockedReq misses
-system.cpu0.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
+system.cpu0.dcache.tags.tag_accesses        177132709                       # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses       177132709                       # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data     11490299                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data     11626239                       # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total       23116538                       # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data      9270780                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data      9555063                       # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total      18825843                       # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data       200211                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data       192673                       # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total       392884                       # number of SoftPFReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       225024                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data       218448                       # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total       443472                       # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data       232922                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data       227346                       # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total       460268                       # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data     20761079                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data     21181302                       # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total        41942381                       # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data     20961290                       # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data     21373975                       # number of overall hits
+system.cpu0.dcache.overall_hits::total       42335265                       # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data       199689                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data       200118                       # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total       399807                       # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data       142721                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data       155928                       # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total       298649                       # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data        56972                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data        61224                       # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total       118196                       # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        10863                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data        11717                       # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total        22580                       # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
 system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
-system.cpu0.dcache.demand_misses::cpu0.data       348946                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::cpu1.data       349573                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total        698519                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data       407720                       # number of overall misses
-system.cpu0.dcache.overall_misses::cpu1.data       409123                       # number of overall misses
-system.cpu0.dcache.overall_misses::total       816843                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   3302461000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   3180866500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total   6483327500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   9863039500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   9227377000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total  19090416500                       # number of WriteReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    137120000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    157150000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_latency::total    294270000                       # number of LoadLockedReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data       164000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_latency::total       164000                       # number of StoreCondReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data  13165500500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu1.data  12408243500                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total  25573744000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data  13165500500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu1.data  12408243500                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total  25573744000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data     11553764                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::cpu1.data     11958112                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total     23511876                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data      9376093                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu1.data      9746256                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total     19122349                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       249060                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       261965                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.SoftPFReq_accesses::total       511025                       # number of SoftPFReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       224761                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       241228                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_accesses::total       465989                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       221967                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       238241                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_accesses::total       460208                       # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data     20929857                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::cpu1.data     21704368                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total     42634225                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data     21178917                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu1.data     21966333                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total     43145250                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017252                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.016770                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.017007                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.015957                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.015292                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.015618                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.235983                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.227320                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_miss_rate::total     0.231542                       # miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.048233                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.049410                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048842                       # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data     0.000008                       # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_misses::cpu0.data       342410                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data       356046                       # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total        698456                       # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data       399382                       # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data       417270                       # number of overall misses
+system.cpu0.dcache.overall_misses::total       816652                       # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   2971524000                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::cpu1.data   2998963500                       # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total   5970487500                       # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5760942000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu1.data   6862631000                       # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total  12623573000                       # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    131745000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data    146890000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total    278635000                       # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       166000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total       166000                       # number of StoreCondReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data   8732466000                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu1.data   9861594500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total  18594060500                       # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data   8732466000                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu1.data   9861594500                       # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total  18594060500                       # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data     11689988                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data     11826357                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total     23516345                       # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data      9413501                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data      9710991                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total     19124492                       # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data       257183                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data       253897                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total       511080                       # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       235887                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data       230165                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total       466052                       # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       232924                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data       227346                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total       460270                       # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data     21103489                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data     21537348                       # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total     42640837                       # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data     21360672                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data     21791245                       # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total     43151917                       # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.017082                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data     0.016921                       # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total     0.017001                       # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.015161                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data     0.016057                       # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total     0.015616                       # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.221523                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data     0.241137                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total     0.231267                       # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.046052                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data     0.050907                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.048450                       # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000009                       # miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000004                       # miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016672                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::cpu1.data     0.016106                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.016384                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.019251                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::cpu1.data     0.018625                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.018932                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 16567.973391                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15861.981011                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 16213.912550                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 65921.476694                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 61912.499413                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 63920.874113                       # average WriteReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12648.279679                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13184.830942                       # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12929.261863                       # average LoadLockedReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data        82000                       # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        82000                       # average StoreCondReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 37729.334911                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 35495.428709                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 36611.379218                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 32290.543756                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 30328.882757                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 31308.028593                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
+system.cpu0.dcache.demand_miss_rate::cpu0.data     0.016225                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data     0.016532                       # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total     0.016380                       # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data     0.018697                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data     0.019149                       # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total     0.018925                       # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14880.759581                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14985.975774                       # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14933.424127                       # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 40365.061904                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 44011.537376                       # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 42268.927738                       # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 12127.865231                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12536.485448                       # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 12339.902569                       # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        83000                       # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        83000                       # average StoreCondReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25502.952601                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27697.529252                       # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 26621.663355                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 21864.946342                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 23633.605339                       # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 22768.646253                       # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
 system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs               19                       # number of cycles access was blocked
 system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs     6.727273                       # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
 system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks       683901                       # number of writebacks
-system.cpu0.dcache.writebacks::total           683901                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          477                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data          439                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total          916                       # number of ReadReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         7004                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         7232                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.LoadLockedReq_mshr_hits::total        14236                       # number of LoadLockedReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data          477                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu1.data          439                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total          916                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data          477                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu1.data          439                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total          916                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       198851                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       200095                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total       398946                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       149618                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       149039                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total       298657                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        57662                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        58611                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.SoftPFReq_mshr_misses::total       116273                       # number of SoftPFReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         3837                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4687                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8524                       # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
+system.cpu0.dcache.writebacks::writebacks       683633                       # number of writebacks
+system.cpu0.dcache.writebacks::total           683633                       # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          281                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data          383                       # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data            1                       # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data         7123                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data         6928                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total        14051                       # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data          281                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu1.data          384                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total          665                       # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data          281                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu1.data          384                       # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total          665                       # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       199408                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data       199735                       # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total       399143                       # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       142721                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data       155927                       # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total       298648                       # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data        56083                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data        60109                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total       116192                       # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         3740                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data         4789                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8529                       # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
 system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data       348469                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu1.data       349134                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total       697603                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data       406131                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu1.data       407745                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total       813876                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        15000                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16138                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.demand_mshr_misses::cpu0.data       342129                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu1.data       355662                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total       697791                       # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data       398212                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu1.data       415771                       # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total       813983                       # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data        14424                       # number of ReadReq MSHR uncacheable
+system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu1.data        16714                       # number of ReadReq MSHR uncacheable
 system.cpu0.dcache.ReadReq_mshr_uncacheable::total        31138                       # number of ReadReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        13390                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        14199                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data        15123                       # number of WriteReq MSHR uncacheable
+system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu1.data        12466                       # number of WriteReq MSHR uncacheable
 system.cpu0.dcache.WriteReq_mshr_uncacheable::total        27589                       # number of WriteReq MSHR uncacheable
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        28390                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        30337                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data        29547                       # number of overall MSHR uncacheable misses
+system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu1.data        29180                       # number of overall MSHR uncacheable misses
 system.cpu0.dcache.overall_mshr_uncacheable_misses::total        58727                       # number of overall MSHR uncacheable misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   3086715500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2967879500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6054595000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   9713421500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   9078338000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total  18791759500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    797262500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    818412000                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1615674500                       # number of SoftPFReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     52113500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     63305500                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    115419000                       # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       162000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       162000                       # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12800137000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data  12046217500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total  24846354500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  13597399500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  12864629500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total  26462029000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   3048418500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3229696000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6278114500                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   3048418500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3229696000                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6278114500                       # number of overall MSHR uncacheable cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017211                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016733                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016968                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015957                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015292                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015618                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.231519                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.223736                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.227529                       # mshr miss rate for SoftPFReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.017071                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.019430                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018292                       # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.000008                       # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data   2766355500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data   2792156000                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5558511500                       # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   5618221000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data   6706526000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12324747000                       # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data    723870500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data    803461500                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   1527332000                       # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data     48171500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data     60949500                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    109121000                       # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       164000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       164000                       # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   8384576500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data   9498682000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total  17883258500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   9108447000                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data  10302143500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total  19410590500                       # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data   2834492500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data   3446734000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total   6281226500                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data   2834492500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data   3446734000                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total   6281226500                       # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.017058                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.016889                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.016973                       # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.015161                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.016057                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.015616                       # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.218067                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.236746                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.227346                       # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.015855                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.020807                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018301                       # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for StoreCondReq accesses
 system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016649                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.016086                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.016363                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.019176                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.018562                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.018864                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15522.755732                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14832.352133                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15176.477518                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 64921.476694                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 60912.499413                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62920.874113                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 13826.480178                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 13963.453959                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13895.526046                       # average SoftPFReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13581.834767                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 13506.614039                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13540.473956                       # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data        81000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        81000                       # average StoreCondReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 36732.498443                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 34503.134899                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 35616.754085                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 33480.329007                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 31550.673828                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32513.588065                       # average overall mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 203227.900000                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 200129.879787                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201622.278245                       # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 107376.488200                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 106460.625639                       # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 106903.374938                       # average overall mshr uncacheable latency
-system.cpu0.icache.tags.replacements          1695677                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          510.436645                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs          113855199                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs          1696189                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            67.124123                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle      29075840500                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst    59.966796                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_blocks::cpu1.inst   450.469848                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.117123                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::cpu1.inst     0.879824                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.996947                       # Average percentage of cache occupancy
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.016212                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data     0.016514                       # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total     0.016364                       # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.018642                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data     0.019080                       # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total     0.018863                       # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 13872.841110                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13979.302576                       # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13926.115452                       # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39365.061904                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 43010.678074                       # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 41268.473253                       # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 12907.128720                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 13366.742085                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 13144.898100                       # average SoftPFReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 12880.080214                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12726.978492                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12794.114199                       # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        82000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        82000                       # average StoreCondReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24507.061664                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 26707.047703                       # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25628.388013                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22873.361426                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 24778.408066                       # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23846.432296                       # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 196512.236550                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 206218.379801                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 201722.220438                       # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 95931.651267                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 118119.739548                       # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 106956.365896                       # average overall mshr uncacheable latency
+system.cpu0.icache.tags.replacements          1697986                       # number of replacements
+system.cpu0.icache.tags.tagsinuse          510.728403                       # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs          113871932                       # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs          1698498                       # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs            67.042724                       # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle      25838751500                       # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst   416.287276                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst    94.441127                       # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst     0.813061                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst     0.184455                       # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total     0.997516                       # Average percentage of cache occupancy
 system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
 system.cpu0.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2          264                       # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
 system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses        117247589                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses       117247589                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst     55898438                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::cpu1.inst     57956761                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total      113855199                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst     55898438                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::cpu1.inst     57956761                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total       113855199                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst     55898438                       # number of overall hits
-system.cpu0.icache.overall_hits::cpu1.inst     57956761                       # number of overall hits
-system.cpu0.icache.overall_hits::total      113855199                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst       840174                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::cpu1.inst       856021                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total      1696195                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst       840174                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::cpu1.inst       856021                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total       1696195                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst       840174                       # number of overall misses
-system.cpu0.icache.overall_misses::cpu1.inst       856021                       # number of overall misses
-system.cpu0.icache.overall_misses::total      1696195                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  11888847500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  12382350500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total  24271198000                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst  11888847500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::cpu1.inst  12382350500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total  24271198000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst  11888847500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::cpu1.inst  12382350500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total  24271198000                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst     56738612                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::cpu1.inst     58812782                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total    115551394                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst     56738612                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::cpu1.inst     58812782                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total    115551394                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst     56738612                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu1.inst     58812782                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total    115551394                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014808                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.014555                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.014679                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014808                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::cpu1.inst     0.014555                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.014679                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014808                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::cpu1.inst     0.014555                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.014679                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14150.458715                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14465.007868                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 14309.202657                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14150.458715                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14465.007868                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 14309.202657                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14150.458715                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14465.007868                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 14309.202657                       # average overall miss latency
+system.cpu0.icache.tags.tag_accesses        117268940                       # Number of tag accesses
+system.cpu0.icache.tags.data_accesses       117268940                       # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst     56612158                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst     57259774                       # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total      113871932                       # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst     56612158                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst     57259774                       # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total       113871932                       # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst     56612158                       # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst     57259774                       # number of overall hits
+system.cpu0.icache.overall_hits::total      113871932                       # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst       854412                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst       844092                       # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total      1698504                       # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst       854412                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst       844092                       # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total       1698504                       # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst       854412                       # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst       844092                       # number of overall misses
+system.cpu0.icache.overall_misses::total      1698504                       # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst  11714597500                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::cpu1.inst  11693316500                       # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total  23407914000                       # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst  11714597500                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::cpu1.inst  11693316500                       # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total  23407914000                       # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst  11714597500                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::cpu1.inst  11693316500                       # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total  23407914000                       # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst     57466570                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst     58103866                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total    115570436                       # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst     57466570                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst     58103866                       # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total    115570436                       # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst     57466570                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst     58103866                       # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total    115570436                       # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014868                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst     0.014527                       # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total     0.014697                       # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014868                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst     0.014527                       # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total     0.014697                       # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014868                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst     0.014527                       # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total     0.014697                       # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13710.712747                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13853.130346                       # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 13781.488887                       # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13710.712747                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13853.130346                       # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 13781.488887                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13710.712747                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13853.130346                       # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 13781.488887                       # average overall miss latency
 system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
 system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
 system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks      1695677                       # number of writebacks
-system.cpu0.icache.writebacks::total          1695677                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       840174                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       856021                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total      1696195                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst       840174                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu1.inst       856021                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total      1696195                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst       840174                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu1.inst       856021                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total      1696195                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         5645                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.ReadReq_mshr_uncacheable::cpu1.inst         3377                       # number of ReadReq MSHR uncacheable
+system.cpu0.icache.writebacks::writebacks      1697986                       # number of writebacks
+system.cpu0.icache.writebacks::total          1697986                       # number of writebacks
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst       854412                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst       844092                       # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total      1698504                       # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst       854412                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu1.inst       844092                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total      1698504                       # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst       854412                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu1.inst       844092                       # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total      1698504                       # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
 system.cpu0.icache.ReadReq_mshr_uncacheable::total         9022                       # number of ReadReq MSHR uncacheable
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         5645                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.overall_mshr_uncacheable_misses::cpu1.inst         3377                       # number of overall MSHR uncacheable misses
+system.cpu0.icache.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
 system.cpu0.icache.overall_mshr_uncacheable_misses::total         9022                       # number of overall MSHR uncacheable misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  11048673500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  11526329500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total  22575003000                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  11048673500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  11526329500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total  22575003000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  11048673500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  11526329500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total  22575003000                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    713903000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst    428990000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total   1142893000                       # number of ReadReq MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    713903000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst    428990000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.overall_mshr_uncacheable_latency::total   1142893000                       # number of overall MSHR uncacheable cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014808                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.014555                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014679                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014808                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.014555                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.014679                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014808                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.014555                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.014679                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13150.458715                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 13465.007868                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13309.202657                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13150.458715                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 13465.007868                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 13309.202657                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13150.458715                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 13465.007868                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 13309.202657                       # average overall mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 126466.430469                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 127032.869411                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 126678.452671                       # average ReadReq mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 126466.430469                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst 127032.869411                       # average overall mshr uncacheable latency
-system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 126678.452671                       # average overall mshr uncacheable latency
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst  10860185500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst  10849224500                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total  21709410000                       # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst  10860185500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst  10849224500                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total  21709410000                       # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst  10860185500                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst  10849224500                       # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total  21709410000                       # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst    687287000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total    687287000                       # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst    687287000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total    687287000                       # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.014868                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.014527                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014697                       # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.014868                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst     0.014527                       # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total     0.014697                       # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.014868                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst     0.014527                       # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total     0.014697                       # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12710.712747                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12853.130346                       # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12781.488887                       # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12710.712747                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12853.130346                       # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12781.488887                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12710.712747                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12853.130346                       # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12781.488887                       # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 76179.006872                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total 76179.006872                       # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst 76179.006872                       # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total 76179.006872                       # average overall mshr uncacheable latency
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1000,57 +998,61 @@ system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.dtb.walker.walks                     6953                       # Table walker walks requested
-system.cpu1.dtb.walker.walksShort                6953                       # Table walker walks initiated with short descriptors
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         2221                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         4731                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walks                     6555                       # Table walker walks requested
+system.cpu1.dtb.walker.walksShort                6555                       # Table walker walks initiated with short descriptors
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level1         1891                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.dtb.walker.walksShortTerminationLevel::Level2         4663                       # Level at which table walker walks with short descriptors terminate
 system.cpu1.dtb.walker.walksSquashedBefore            1                       # Table walks squashed before starting
-system.cpu1.dtb.walker.walkWaitTime::samples         6952                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::0           6952    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkWaitTime::total         6952                       # Table walker wait (enqueue to first request) latency
-system.cpu1.dtb.walker.walkCompletionTime::samples         5860                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::mean 13274.317406                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::gmean 11562.470731                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::stdev  7349.012526                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::0-32767         5859     99.98%     99.98% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::262144-294911            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walkCompletionTime::total         5860                       # Table walker service (enqueue to completion) latency
-system.cpu1.dtb.walker.walksPending::samples    292297068                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::mean    -4.609996                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::0     1639785500    561.00%    561.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::1    -1347488432   -461.00%    100.00% # Table walker pending requests distribution
-system.cpu1.dtb.walker.walksPending::total    292297068                       # Table walker pending requests distribution
-system.cpu1.dtb.walker.walkPageSizes::4K         3658     62.43%     62.43% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::1M         2201     37.57%    100.00% # Table walker page sizes translated
-system.cpu1.dtb.walker.walkPageSizes::total         5859                       # Table walker page sizes translated
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         6953                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkWaitTime::samples         6554                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::0           6554    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkWaitTime::total         6554                       # Table walker wait (enqueue to first request) latency
+system.cpu1.dtb.walker.walkCompletionTime::samples         5423                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::mean 12314.493823                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::gmean 10586.515921                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::stdev  7100.180026                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::0-16383         4356     80.32%     80.32% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::16384-32767         1063     19.60%     99.93% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::81920-98303            2      0.04%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::98304-114687            1      0.02%     99.98% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::180224-196607            1      0.02%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walkCompletionTime::total         5423                       # Table walker service (enqueue to completion) latency
+system.cpu1.dtb.walker.walksPending::samples   1582538528                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::mean     0.367973                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::stdev     0.482254                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::0     1000207500     63.20%     63.20% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::1      582331028     36.80%    100.00% # Table walker pending requests distribution
+system.cpu1.dtb.walker.walksPending::total   1582538528                       # Table walker pending requests distribution
+system.cpu1.dtb.walker.walkPageSizes::4K         3557     65.60%     65.60% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::1M         1865     34.40%    100.00% # Table walker page sizes translated
+system.cpu1.dtb.walker.walkPageSizes::total         5422                       # Table walker page sizes translated
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data         6555                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         6953                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5859                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Requested::total         6555                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data         5422                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5859                       # Table walker requests started/completed, data/inst
-system.cpu1.dtb.walker.walkRequestOrigin::total        12812                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin_Completed::total         5422                       # Table walker requests started/completed, data/inst
+system.cpu1.dtb.walker.walkRequestOrigin::total        11977                       # Table walker requests started/completed, data/inst
 system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
 system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
-system.cpu1.dtb.read_hits                    12477429                       # DTB read hits
-system.cpu1.dtb.read_misses                      5926                       # DTB read misses
-system.cpu1.dtb.write_hits                    9996759                       # DTB write hits
-system.cpu1.dtb.write_misses                     1027                       # DTB write misses
-system.cpu1.dtb.flush_tlb                        2941                       # Number of times complete TLB was flushed
-system.cpu1.dtb.flush_tlb_mva                     478                       # Number of times TLB was flushed by MVA
+system.cpu1.dtb.read_hits                    12327133                       # DTB read hits
+system.cpu1.dtb.read_misses                      5631                       # DTB read misses
+system.cpu1.dtb.write_hits                    9951025                       # DTB write hits
+system.cpu1.dtb.write_misses                      924                       # DTB write misses
+system.cpu1.dtb.flush_tlb                        2933                       # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva                     446                       # Number of times TLB was flushed by MVA
 system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.dtb.flush_entries                    4677                       # Number of entries that have been flushed from TLB
+system.cpu1.dtb.flush_entries                    4004                       # Number of entries that have been flushed from TLB
 system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
-system.cpu1.dtb.prefetch_faults                   918                       # Number of TLB faults due to prefetch
+system.cpu1.dtb.prefetch_faults                   895                       # Number of TLB faults due to prefetch
 system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
-system.cpu1.dtb.perms_faults                      228                       # Number of TLB faults due to permissions restrictions
-system.cpu1.dtb.read_accesses                12483355                       # DTB read accesses
-system.cpu1.dtb.write_accesses                9997786                       # DTB write accesses
+system.cpu1.dtb.perms_faults                      222                       # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses                12332764                       # DTB read accesses
+system.cpu1.dtb.write_accesses                9951949                       # DTB write accesses
 system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
-system.cpu1.dtb.hits                         22474188                       # DTB hits
-system.cpu1.dtb.misses                           6953                       # DTB misses
-system.cpu1.dtb.accesses                     22481141                       # DTB accesses
+system.cpu1.dtb.hits                         22278158                       # DTB hits
+system.cpu1.dtb.misses                           6555                       # DTB misses
+system.cpu1.dtb.accesses                     22284713                       # DTB accesses
 system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
 system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
@@ -1080,119 +1082,121 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0
 system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
 system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
 system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu1.itb.walker.walks                     3501                       # Table walker walks requested
-system.cpu1.itb.walker.walksShort                3501                       # Table walker walks initiated with short descriptors
-system.cpu1.itb.walker.walksShortTerminationLevel::Level1          842                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2659                       # Level at which table walker walks with short descriptors terminate
-system.cpu1.itb.walker.walkWaitTime::samples         3501                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::0           3501    100.00%    100.00% # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkWaitTime::total         3501                       # Table walker wait (enqueue to first request) latency
-system.cpu1.itb.walker.walkCompletionTime::samples         2700                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::mean 13966.111111                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::gmean 12105.021463                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::stdev  7193.126612                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::0-16383         1956     72.44%     72.44% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::16384-32767          743     27.52%     99.96% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::131072-147455            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walkCompletionTime::total         2700                       # Table walker service (enqueue to completion) latency
-system.cpu1.itb.walker.walksPending::samples   1638889000                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::0     1638889000    100.00%    100.00% # Table walker pending requests distribution
-system.cpu1.itb.walker.walksPending::total   1638889000                       # Table walker pending requests distribution
-system.cpu1.itb.walker.walkPageSizes::4K         1858     68.81%     68.81% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::1M          842     31.19%    100.00% # Table walker page sizes translated
-system.cpu1.itb.walker.walkPageSizes::total         2700                       # Table walker page sizes translated
+system.cpu1.itb.walker.walks                     3197                       # Table walker walks requested
+system.cpu1.itb.walker.walksShort                3197                       # Table walker walks initiated with short descriptors
+system.cpu1.itb.walker.walksShortTerminationLevel::Level1          694                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walksShortTerminationLevel::Level2         2503                       # Level at which table walker walks with short descriptors terminate
+system.cpu1.itb.walker.walkWaitTime::samples         3197                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::0           3197    100.00%    100.00% # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkWaitTime::total         3197                       # Table walker wait (enqueue to first request) latency
+system.cpu1.itb.walker.walkCompletionTime::samples         2377                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::mean 12629.995793                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::gmean 10731.102955                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::stdev  7036.590613                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::0-8191          768     32.31%     32.31% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::8192-16383         1084     45.60%     77.91% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::16384-24575          512     21.54%     99.45% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::24576-32767           12      0.50%     99.96% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::90112-98303            1      0.04%    100.00% # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walkCompletionTime::total         2377                       # Table walker service (enqueue to completion) latency
+system.cpu1.itb.walker.walksPending::samples   1000178000                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::0     1000178000    100.00%    100.00% # Table walker pending requests distribution
+system.cpu1.itb.walker.walksPending::total   1000178000                       # Table walker pending requests distribution
+system.cpu1.itb.walker.walkPageSizes::4K         1683     70.80%     70.80% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::1M          694     29.20%    100.00% # Table walker page sizes translated
+system.cpu1.itb.walker.walkPageSizes::total         2377                       # Table walker page sizes translated
 system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         3501                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Requested::total         3501                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst         3197                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Requested::total         3197                       # Table walker requests started/completed, data/inst
 system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2700                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2700                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.walker.walkRequestOrigin::total         6201                       # Table walker requests started/completed, data/inst
-system.cpu1.itb.inst_hits                    58812782                       # ITB inst hits
-system.cpu1.itb.inst_misses                      3501                       # ITB inst misses
+system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst         2377                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin_Completed::total         2377                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.walker.walkRequestOrigin::total         5574                       # Table walker requests started/completed, data/inst
+system.cpu1.itb.inst_hits                    58103866                       # ITB inst hits
+system.cpu1.itb.inst_misses                      3197                       # ITB inst misses
 system.cpu1.itb.read_hits                           0                       # DTB read hits
 system.cpu1.itb.read_misses                         0                       # DTB read misses
 system.cpu1.itb.write_hits                          0                       # DTB write hits
 system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.flush_tlb                        2941                       # Number of times complete TLB was flushed
-system.cpu1.itb.flush_tlb_mva                     478                       # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb                        2933                       # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva                     446                       # Number of times TLB was flushed by MVA
 system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
 system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
-system.cpu1.itb.flush_entries                    2701                       # Number of entries that have been flushed from TLB
+system.cpu1.itb.flush_entries                    2384                       # Number of entries that have been flushed from TLB
 system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
 system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
 system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
 system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
 system.cpu1.itb.read_accesses                       0                       # DTB read accesses
 system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.inst_accesses                58816283                       # ITB inst accesses
-system.cpu1.itb.hits                         58812782                       # DTB hits
-system.cpu1.itb.misses                           3501                       # DTB misses
-system.cpu1.itb.accesses                     58816283                       # DTB accesses
-system.cpu1.numCycles                      2909245944                       # number of cpu cycles simulated
+system.cpu1.itb.inst_accesses                58107063                       # ITB inst accesses
+system.cpu1.itb.hits                         58103866                       # DTB hits
+system.cpu1.itb.misses                           3197                       # DTB misses
+system.cpu1.itb.accesses                     58107063                       # DTB accesses
+system.cpu1.numCycles                      2903713042                       # number of cpu cycles simulated
 system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
 system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
 system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
 system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
-system.cpu1.committedInsts                   57254309                       # Number of instructions committed
-system.cpu1.committedOps                     68973710                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses             61043070                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                  5904                       # Number of float alu accesses
-system.cpu1.num_func_calls                    5072826                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts      7673629                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                    61043070                       # number of integer instructions
-system.cpu1.num_fp_insts                         5904                       # number of float instructions
-system.cpu1.num_int_register_reads          111123439                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes          42146017                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                4671                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes               1234                       # number of times the floating registers were written
-system.cpu1.num_cc_register_reads           249248543                       # number of times the CC registers were read
-system.cpu1.num_cc_register_writes           26227592                       # number of times the CC registers were written
-system.cpu1.num_mem_refs                     23131346                       # number of memory refs
-system.cpu1.num_load_insts                   12645224                       # Number of load instructions
-system.cpu1.num_store_insts                  10486122                       # Number of store instructions
-system.cpu1.num_idle_cycles              2689856281.302534                       # Number of idle cycles
-system.cpu1.num_busy_cycles              219389662.697466                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.075411                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.924589                       # Percentage of idle cycles
-system.cpu1.Branches                         13172935                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                 2204      0.00%      0.00% # Class of executed instruction
-system.cpu1.op_class::IntAlu                 47380499     67.13%     67.14% # Class of executed instruction
-system.cpu1.op_class::IntMult                   58319      0.08%     67.22% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.22% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc              4490      0.01%     67.23% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.23% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.23% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.23% # Class of executed instruction
-system.cpu1.op_class::MemRead                12645224     17.92%     85.14% # Class of executed instruction
-system.cpu1.op_class::MemWrite               10486122     14.86%    100.00% # Class of executed instruction
+system.cpu1.committedInsts                   56542374                       # Number of instructions committed
+system.cpu1.committedOps                     68331078                       # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses             60434186                       # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses                  5384                       # Number of float alu accesses
+system.cpu1.num_func_calls                    4958421                       # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts      7671718                       # number of instructions that are conditional controls
+system.cpu1.num_int_insts                    60434186                       # number of integer instructions
+system.cpu1.num_fp_insts                         5384                       # number of float instructions
+system.cpu1.num_int_register_reads          109968089                       # number of times the integer registers were read
+system.cpu1.num_int_register_writes          41558580                       # number of times the integer registers were written
+system.cpu1.num_fp_register_reads                3965                       # number of times the floating registers were read
+system.cpu1.num_fp_register_writes               1422                       # number of times the floating registers were written
+system.cpu1.num_cc_register_reads           246670954                       # number of times the CC registers were read
+system.cpu1.num_cc_register_writes           26165253                       # number of times the CC registers were written
+system.cpu1.num_mem_refs                     22910809                       # number of memory refs
+system.cpu1.num_load_insts                   12487681                       # Number of load instructions
+system.cpu1.num_store_insts                  10423128                       # Number of store instructions
+system.cpu1.num_idle_cycles              2692724474.472886                       # Number of idle cycles
+system.cpu1.num_busy_cycles              210988567.527115                       # Number of busy cycles
+system.cpu1.not_idle_fraction                0.072662                       # Percentage of non-idle cycles
+system.cpu1.idle_fraction                    0.927338                       # Percentage of idle cycles
+system.cpu1.Branches                         13013850                       # Number of branches fetched
+system.cpu1.op_class::No_OpClass                  134      0.00%      0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu                 46919270     67.13%     67.13% # Class of executed instruction
+system.cpu1.op_class::IntMult                   55219      0.08%     67.21% # Class of executed instruction
+system.cpu1.op_class::IntDiv                        0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatAdd                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatCmp                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatCvt                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatMult                     0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatDiv                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt                     0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdAdd                       0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc                    0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdAlu                       0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdCmp                       0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdCvt                       0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdMisc                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdMult                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc                   0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdShift                     0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt                      0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv                  0      0.00%     67.21% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc              4062      0.01%     67.22% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult                 0      0.00%     67.22% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     67.22% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     67.22% # Class of executed instruction
+system.cpu1.op_class::MemRead                12487681     17.87%     85.09% # Class of executed instruction
+system.cpu1.op_class::MemWrite               10423128     14.91%    100.00% # Class of executed instruction
 system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
 system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                  70576858                       # Class of executed instruction
-system.iobus.trans_dist::ReadReq                30177                       # Transaction distribution
-system.iobus.trans_dist::ReadResp               30177                       # Transaction distribution
+system.cpu1.op_class::total                  69889494                       # Class of executed instruction
+system.iobus.trans_dist::ReadReq                30183                       # Transaction distribution
+system.iobus.trans_dist::ReadResp               30183                       # Transaction distribution
 system.iobus.trans_dist::WriteReq               59014                       # Transaction distribution
 system.iobus.trans_dist::WriteResp              59014                       # Transaction distribution
 system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54170                       # Packet count per connected master and slave (bytes)
@@ -1215,9 +1219,9 @@ system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         7244                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_count_system.bridge.master::total       105478                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72904                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count_system.realview.ide.dma::total        72904                       # Packet count per connected master and slave (bytes)
-system.iobus.pkt_count::total                  178382                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        72916                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total        72916                       # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total                  178394                       # Packet count per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        67887                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
@@ -1238,22 +1242,22 @@ system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio
 system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         4753                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.pkt_size_system.bridge.master::total       159125                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321056                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size_system.realview.ide.dma::total      2321056                       # Cumulative packet size per connected master and slave (bytes)
-system.iobus.pkt_size::total                  2480181                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      2321104                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total      2321104                       # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total                  2480229                       # Cumulative packet size per connected master and slave (bytes)
 system.iobus.reqLayer0.occupancy             46333000                       # Layer occupancy (ticks)
 system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer1.occupancy                98000                       # Layer occupancy (ticks)
 system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer2.occupancy               336000                       # Layer occupancy (ticks)
+system.iobus.reqLayer2.occupancy               337000                       # Layer occupancy (ticks)
 system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer3.occupancy                30000                       # Layer occupancy (ticks)
+system.iobus.reqLayer3.occupancy                29500                       # Layer occupancy (ticks)
 system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer4.occupancy                16000                       # Layer occupancy (ticks)
 system.iobus.reqLayer4.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer7.occupancy                95000                       # Layer occupancy (ticks)
+system.iobus.reqLayer7.occupancy                95500                       # Layer occupancy (ticks)
 system.iobus.reqLayer7.utilization                0.0                       # Layer utilization (%)
-system.iobus.reqLayer8.occupancy               644000                       # Layer occupancy (ticks)
+system.iobus.reqLayer8.occupancy               643000                       # Layer occupancy (ticks)
 system.iobus.reqLayer8.utilization                0.0                       # Layer utilization (%)
 system.iobus.reqLayer10.occupancy               21000                       # Layer occupancy (ticks)
 system.iobus.reqLayer10.utilization               0.0                       # Layer utilization (%)
@@ -1273,56 +1277,56 @@ system.iobus.reqLayer19.occupancy                2000                       # La
 system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
 system.iobus.reqLayer20.occupancy                9000                       # Layer occupancy (ticks)
 system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer21.occupancy               12000                       # Layer occupancy (ticks)
+system.iobus.reqLayer21.occupancy               11500                       # Layer occupancy (ticks)
 system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer23.occupancy             6279500                       # Layer occupancy (ticks)
+system.iobus.reqLayer23.occupancy             6284000                       # Layer occupancy (ticks)
 system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer24.occupancy            36457000                       # Layer occupancy (ticks)
+system.iobus.reqLayer24.occupancy            36462000                       # Layer occupancy (ticks)
 system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
-system.iobus.reqLayer25.occupancy           187070020                       # Layer occupancy (ticks)
+system.iobus.reqLayer25.occupancy           187660851                       # Layer occupancy (ticks)
 system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
 system.iobus.respLayer0.occupancy            82688000                       # Layer occupancy (ticks)
 system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
-system.iobus.respLayer3.occupancy            36728000                       # Layer occupancy (ticks)
+system.iobus.respLayer3.occupancy            36740000                       # Layer occupancy (ticks)
 system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
-system.iocache.tags.replacements                36418                       # number of replacements
-system.iocache.tags.tagsinuse                1.084263                       # Cycle average of tags in use
+system.iocache.tags.replacements                36424                       # number of replacements
+system.iocache.tags.tagsinuse                1.079319                       # Cycle average of tags in use
 system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
-system.iocache.tags.sampled_refs                36434                       # Sample count of references to valid blocks.
+system.iocache.tags.sampled_refs                36440                       # Sample count of references to valid blocks.
 system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
-system.iocache.tags.warmup_cycle         313834387000                       # Cycle when the warmup percentage was hit.
-system.iocache.tags.occ_blocks::realview.ide     1.084263                       # Average occupied blocks per requestor
-system.iocache.tags.occ_percent::realview.ide     0.067766                       # Average percentage of cache occupancy
-system.iocache.tags.occ_percent::total       0.067766                       # Average percentage of cache occupancy
+system.iocache.tags.warmup_cycle         309377087000                       # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ide     1.079319                       # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ide     0.067457                       # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total       0.067457                       # Average percentage of cache occupancy
 system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
 system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
 system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
-system.iocache.tags.tag_accesses               328068                       # Number of tag accesses
-system.iocache.tags.data_accesses              328068                       # Number of data accesses
-system.iocache.ReadReq_misses::realview.ide          228                       # number of ReadReq misses
-system.iocache.ReadReq_misses::total              228                       # number of ReadReq misses
+system.iocache.tags.tag_accesses               328122                       # Number of tag accesses
+system.iocache.tags.data_accesses              328122                       # Number of data accesses
+system.iocache.ReadReq_misses::realview.ide          234                       # number of ReadReq misses
+system.iocache.ReadReq_misses::total              234                       # number of ReadReq misses
 system.iocache.WriteLineReq_misses::realview.ide        36224                       # number of WriteLineReq misses
 system.iocache.WriteLineReq_misses::total        36224                       # number of WriteLineReq misses
-system.iocache.demand_misses::realview.ide        36452                       # number of demand (read+write) misses
-system.iocache.demand_misses::total             36452                       # number of demand (read+write) misses
-system.iocache.overall_misses::realview.ide        36452                       # number of overall misses
-system.iocache.overall_misses::total            36452                       # number of overall misses
-system.iocache.ReadReq_miss_latency::realview.ide     28181877                       # number of ReadReq miss cycles
-system.iocache.ReadReq_miss_latency::total     28181877                       # number of ReadReq miss cycles
-system.iocache.WriteLineReq_miss_latency::realview.ide   4548907143                       # number of WriteLineReq miss cycles
-system.iocache.WriteLineReq_miss_latency::total   4548907143                       # number of WriteLineReq miss cycles
-system.iocache.demand_miss_latency::realview.ide   4577089020                       # number of demand (read+write) miss cycles
-system.iocache.demand_miss_latency::total   4577089020                       # number of demand (read+write) miss cycles
-system.iocache.overall_miss_latency::realview.ide   4577089020                       # number of overall miss cycles
-system.iocache.overall_miss_latency::total   4577089020                       # number of overall miss cycles
-system.iocache.ReadReq_accesses::realview.ide          228                       # number of ReadReq accesses(hits+misses)
-system.iocache.ReadReq_accesses::total            228                       # number of ReadReq accesses(hits+misses)
+system.iocache.demand_misses::realview.ide        36458                       # number of demand (read+write) misses
+system.iocache.demand_misses::total             36458                       # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ide        36458                       # number of overall misses
+system.iocache.overall_misses::total            36458                       # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ide     28898377                       # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total     28898377                       # number of ReadReq miss cycles
+system.iocache.WriteLineReq_miss_latency::realview.ide   4277821474                       # number of WriteLineReq miss cycles
+system.iocache.WriteLineReq_miss_latency::total   4277821474                       # number of WriteLineReq miss cycles
+system.iocache.demand_miss_latency::realview.ide   4306719851                       # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total   4306719851                       # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ide   4306719851                       # number of overall miss cycles
+system.iocache.overall_miss_latency::total   4306719851                       # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ide          234                       # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total            234                       # number of ReadReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::realview.ide        36224                       # number of WriteLineReq accesses(hits+misses)
 system.iocache.WriteLineReq_accesses::total        36224                       # number of WriteLineReq accesses(hits+misses)
-system.iocache.demand_accesses::realview.ide        36452                       # number of demand (read+write) accesses
-system.iocache.demand_accesses::total           36452                       # number of demand (read+write) accesses
-system.iocache.overall_accesses::realview.ide        36452                       # number of overall (read+write) accesses
-system.iocache.overall_accesses::total          36452                       # number of overall (read+write) accesses
+system.iocache.demand_accesses::realview.ide        36458                       # number of demand (read+write) accesses
+system.iocache.demand_accesses::total           36458                       # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ide        36458                       # number of overall (read+write) accesses
+system.iocache.overall_accesses::total          36458                       # number of overall (read+write) accesses
 system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
 system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
 system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
@@ -1331,14 +1335,14 @@ system.iocache.demand_miss_rate::realview.ide            1
 system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
 system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
 system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
-system.iocache.ReadReq_avg_miss_latency::realview.ide 123604.723684                       # average ReadReq miss latency
-system.iocache.ReadReq_avg_miss_latency::total 123604.723684                       # average ReadReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125577.162737                       # average WriteLineReq miss latency
-system.iocache.WriteLineReq_avg_miss_latency::total 125577.162737                       # average WriteLineReq miss latency
-system.iocache.demand_avg_miss_latency::realview.ide 125564.825524                       # average overall miss latency
-system.iocache.demand_avg_miss_latency::total 125564.825524                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::realview.ide 125564.825524                       # average overall miss latency
-system.iocache.overall_avg_miss_latency::total 125564.825524                       # average overall miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 123497.337607                       # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 123497.337607                       # average ReadReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118093.569843                       # average WriteLineReq miss latency
+system.iocache.WriteLineReq_avg_miss_latency::total 118093.569843                       # average WriteLineReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 118128.253086                       # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 118128.253086                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 118128.253086                       # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 118128.253086                       # average overall miss latency
 system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
 system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
 system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
@@ -1347,22 +1351,22 @@ system.iocache.avg_blocked_cycles::no_mshrs          nan                       #
 system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
 system.iocache.writebacks::writebacks           36190                       # number of writebacks
 system.iocache.writebacks::total                36190                       # number of writebacks
-system.iocache.ReadReq_mshr_misses::realview.ide          228                       # number of ReadReq MSHR misses
-system.iocache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide          234                       # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total          234                       # number of ReadReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::realview.ide        36224                       # number of WriteLineReq MSHR misses
 system.iocache.WriteLineReq_mshr_misses::total        36224                       # number of WriteLineReq MSHR misses
-system.iocache.demand_mshr_misses::realview.ide        36452                       # number of demand (read+write) MSHR misses
-system.iocache.demand_mshr_misses::total        36452                       # number of demand (read+write) MSHR misses
-system.iocache.overall_mshr_misses::realview.ide        36452                       # number of overall MSHR misses
-system.iocache.overall_mshr_misses::total        36452                       # number of overall MSHR misses
-system.iocache.ReadReq_mshr_miss_latency::realview.ide     16781877                       # number of ReadReq MSHR miss cycles
-system.iocache.ReadReq_mshr_miss_latency::total     16781877                       # number of ReadReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2736290629                       # number of WriteLineReq MSHR miss cycles
-system.iocache.WriteLineReq_mshr_miss_latency::total   2736290629                       # number of WriteLineReq MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::realview.ide   2753072506                       # number of demand (read+write) MSHR miss cycles
-system.iocache.demand_mshr_miss_latency::total   2753072506                       # number of demand (read+write) MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::realview.ide   2753072506                       # number of overall MSHR miss cycles
-system.iocache.overall_mshr_miss_latency::total   2753072506                       # number of overall MSHR miss cycles
+system.iocache.demand_mshr_misses::realview.ide        36458                       # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total        36458                       # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ide        36458                       # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total        36458                       # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ide     17198377                       # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total     17198377                       # number of ReadReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   2464512228                       # number of WriteLineReq MSHR miss cycles
+system.iocache.WriteLineReq_mshr_miss_latency::total   2464512228                       # number of WriteLineReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide   2481710605                       # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total   2481710605                       # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide   2481710605                       # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total   2481710605                       # number of overall MSHR miss cycles
 system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
 system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
 system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
@@ -1371,494 +1375,520 @@ system.iocache.demand_mshr_miss_rate::realview.ide            1
 system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
 system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
 system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 73604.723684                       # average ReadReq mshr miss latency
-system.iocache.ReadReq_avg_mshr_miss_latency::total 73604.723684                       # average ReadReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75538.058442                       # average WriteLineReq mshr miss latency
-system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75538.058442                       # average WriteLineReq mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::realview.ide 75525.965818                       # average overall mshr miss latency
-system.iocache.demand_avg_mshr_miss_latency::total 75525.965818                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::realview.ide 75525.965818                       # average overall mshr miss latency
-system.iocache.overall_avg_mshr_miss_latency::total 75525.965818                       # average overall mshr miss latency
-system.l2c.tags.replacements                    87562                       # number of replacements
-system.l2c.tags.tagsinuse                64865.213908                       # Cycle average of tags in use
-system.l2c.tags.total_refs                    4551019                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                   152797                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                    29.784741                       # Average number of references to valid blocks.
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 73497.337607                       # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 73497.337607                       # average ReadReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 68035.341983                       # average WriteLineReq mshr miss latency
+system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68035.341983                       # average WriteLineReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 68070.398952                       # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 68070.398952                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 68070.398952                       # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 68070.398952                       # average overall mshr miss latency
+system.l2c.tags.replacements                    88930                       # number of replacements
+system.l2c.tags.tagsinuse                64921.564367                       # Cycle average of tags in use
+system.l2c.tags.total_refs                    4554585                       # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs                   154189                       # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs                    29.538975                       # Average number of references to valid blocks.
 system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks   50199.163746                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.dtb.walker     1.905024                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst     4089.871618                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data     2504.674114                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.dtb.walker     2.838098                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.itb.walker     0.000605                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst     5610.944787                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data     2455.815915                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.765978                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000029                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.062406                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.038218                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000043                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.itb.walker     0.000000                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.085616                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.037473                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.989765                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1023            4                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_blocks::1024        65231                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1023::4            4                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2129                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::3         6849                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::4        56202                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1023     0.000061                       # Percentage of cache occupancy per task id
-system.l2c.tags.occ_task_id_percent::1024     0.995346                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                 40564313                       # Number of tag accesses
-system.l2c.tags.data_accesses                40564313                       # Number of data accesses
-system.l2c.ReadReq_hits::cpu0.dtb.walker         5816                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu0.itb.walker         3025                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.dtb.walker         6360                       # number of ReadReq hits
-system.l2c.ReadReq_hits::cpu1.itb.walker         3489                       # number of ReadReq hits
-system.l2c.ReadReq_hits::total                  18690                       # number of ReadReq hits
-system.l2c.WritebackDirty_hits::writebacks       683901                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total          683901                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks      1664900                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total         1664900                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data              15                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::cpu1.data               8                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                  23                       # number of UpgradeReq hits
-system.l2c.ReadExReq_hits::cpu0.data            80918                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::cpu1.data            86062                       # number of ReadExReq hits
-system.l2c.ReadExReq_hits::total               166980                       # number of ReadExReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst        832345                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst        845838                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total           1678183                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data       253790                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data       257782                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total           511572                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.dtb.walker          5816                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.itb.walker          3025                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.inst              832345                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data              334708                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.dtb.walker          6360                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.itb.walker          3489                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst              845838                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data              343844                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                 2375425                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.dtb.walker         5816                       # number of overall hits
-system.l2c.overall_hits::cpu0.itb.walker         3025                       # number of overall hits
-system.l2c.overall_hits::cpu0.inst             832345                       # number of overall hits
-system.l2c.overall_hits::cpu0.data             334708                       # number of overall hits
-system.l2c.overall_hits::cpu1.dtb.walker         6360                       # number of overall hits
-system.l2c.overall_hits::cpu1.itb.walker         3489                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst             845838                       # number of overall hits
-system.l2c.overall_hits::cpu1.data             343844                       # number of overall hits
-system.l2c.overall_hits::total                2375425                       # number of overall hits
-system.l2c.ReadReq_misses::cpu0.dtb.walker            4                       # number of ReadReq misses
-system.l2c.ReadReq_misses::cpu1.dtb.walker            3                       # number of ReadReq misses
+system.l2c.tags.occ_blocks::writebacks   50439.038395                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker     2.855329                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker     0.000489                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst     4115.597994                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data     2621.496048                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker     2.860554                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker     0.964520                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst     5480.404826                       # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data     2258.346213                       # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks      0.769639                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker     0.000044                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker     0.000000                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst       0.062799                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data       0.040001                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker     0.000044                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker     0.000015                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst       0.083624                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data       0.034460                       # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total           0.990624                       # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023            6                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024        65253                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4            6                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2         2127                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3         6981                       # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4        56097                       # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023     0.000092                       # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024     0.995682                       # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses                 40592424                       # Number of tag accesses
+system.l2c.tags.data_accesses                40592424                       # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker         6056                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker         3327                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker         5249                       # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker         2715                       # number of ReadReq hits
+system.l2c.ReadReq_hits::total                  17347                       # number of ReadReq hits
+system.l2c.WritebackDirty_hits::writebacks       683633                       # number of WritebackDirty hits
+system.l2c.WritebackDirty_hits::total          683633                       # number of WritebackDirty hits
+system.l2c.WritebackClean_hits::writebacks      1666927                       # number of WritebackClean hits
+system.l2c.WritebackClean_hits::total         1666927                       # number of WritebackClean hits
+system.l2c.UpgradeReq_hits::cpu0.data              11                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data              13                       # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total                  24                       # number of UpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data            83399                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data            82059                       # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total               165458                       # number of ReadExReq hits
+system.l2c.ReadCleanReq_hits::cpu0.inst        846260                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::cpu1.inst        834237                       # number of ReadCleanReq hits
+system.l2c.ReadCleanReq_hits::total           1680497                       # number of ReadCleanReq hits
+system.l2c.ReadSharedReq_hits::cpu0.data       253600                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::cpu1.data       258179                       # number of ReadSharedReq hits
+system.l2c.ReadSharedReq_hits::total           511779                       # number of ReadSharedReq hits
+system.l2c.demand_hits::cpu0.dtb.walker          6056                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker          3327                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst              846260                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data              336999                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker          5249                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker          2715                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst              834237                       # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data              340238                       # number of demand (read+write) hits
+system.l2c.demand_hits::total                 2375081                       # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker         6056                       # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker         3327                       # number of overall hits
+system.l2c.overall_hits::cpu0.inst             846260                       # number of overall hits
+system.l2c.overall_hits::cpu0.data             336999                       # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker         5249                       # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker         2715                       # number of overall hits
+system.l2c.overall_hits::cpu1.inst             834237                       # number of overall hits
+system.l2c.overall_hits::cpu1.data             340238                       # number of overall hits
+system.l2c.overall_hits::total                2375081                       # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker            3                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker            1                       # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker            5                       # number of ReadReq misses
 system.l2c.ReadReq_misses::cpu1.itb.walker            1                       # number of ReadReq misses
-system.l2c.ReadReq_misses::total                    8                       # number of ReadReq misses
-system.l2c.UpgradeReq_misses::cpu0.data          1389                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data          1353                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total              2742                       # number of UpgradeReq misses
-system.l2c.SCUpgradeReq_misses::cpu1.data            2                       # number of SCUpgradeReq misses
+system.l2c.ReadReq_misses::total                   10                       # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data          1330                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data          1405                       # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total              2735                       # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data            2                       # number of SCUpgradeReq misses
 system.l2c.SCUpgradeReq_misses::total               2                       # number of SCUpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data          67296                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data          61616                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total             128912                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst         7811                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst        10168                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total           17979                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data         6560                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data         5611                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total          12171                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.dtb.walker            4                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.inst              7811                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data             73856                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.dtb.walker            3                       # number of demand (read+write) misses
+system.l2c.ReadExReq_misses::cpu0.data          57981                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data          72450                       # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total             130431                       # number of ReadExReq misses
+system.l2c.ReadCleanReq_misses::cpu0.inst         8141                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::cpu1.inst         9842                       # number of ReadCleanReq misses
+system.l2c.ReadCleanReq_misses::total           17983                       # number of ReadCleanReq misses
+system.l2c.ReadSharedReq_misses::cpu0.data         5631                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::cpu1.data         6454                       # number of ReadSharedReq misses
+system.l2c.ReadSharedReq_misses::total          12085                       # number of ReadSharedReq misses
+system.l2c.demand_misses::cpu0.dtb.walker            3                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker            1                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst              8141                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data             63612                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker            5                       # number of demand (read+write) misses
 system.l2c.demand_misses::cpu1.itb.walker            1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst             10168                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data             67227                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                159070                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.dtb.walker            4                       # number of overall misses
-system.l2c.overall_misses::cpu0.inst             7811                       # number of overall misses
-system.l2c.overall_misses::cpu0.data            73856                       # number of overall misses
-system.l2c.overall_misses::cpu1.dtb.walker            3                       # number of overall misses
+system.l2c.demand_misses::cpu1.inst              9842                       # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data             78904                       # number of demand (read+write) misses
+system.l2c.demand_misses::total                160509                       # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker            3                       # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker            1                       # number of overall misses
+system.l2c.overall_misses::cpu0.inst             8141                       # number of overall misses
+system.l2c.overall_misses::cpu0.data            63612                       # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker            5                       # number of overall misses
 system.l2c.overall_misses::cpu1.itb.walker            1                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst            10168                       # number of overall misses
-system.l2c.overall_misses::cpu1.data            67227                       # number of overall misses
-system.l2c.overall_misses::total               159070                       # number of overall misses
-system.l2c.ReadReq_miss_latency::cpu0.dtb.walker       530500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.dtb.walker       398500                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::cpu1.itb.walker       133000                       # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_latency::total        1062000                       # number of ReadReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu0.data      1012500                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::cpu1.data       780000                       # number of UpgradeReq miss cycles
-system.l2c.UpgradeReq_miss_latency::total      1792500                       # number of UpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::cpu1.data       159000                       # number of SCUpgradeReq miss cycles
-system.l2c.SCUpgradeReq_miss_latency::total       159000                       # number of SCUpgradeReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu0.data   8529037500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data   7843663000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total  16372700500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst   1020054500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst   1330939500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total   2350994000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data    872232500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data    739124500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total   1611357000                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.dtb.walker       530500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.inst   1020054500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data   9401270000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.dtb.walker       398500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.itb.walker       133000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst   1330939500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data   8582787500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total     20336113500                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.dtb.walker       530500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.inst   1020054500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data   9401270000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.dtb.walker       398500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.itb.walker       133000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst   1330939500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data   8582787500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total    20336113500                       # number of overall miss cycles
-system.l2c.ReadReq_accesses::cpu0.dtb.walker         5820                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu0.itb.walker         3025                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.dtb.walker         6363                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::cpu1.itb.walker         3490                       # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_accesses::total              18698                       # number of ReadReq accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::writebacks       683901                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total       683901                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks      1664900                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total      1664900                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data         1404                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data         1361                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total            2765                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.SCUpgradeReq_accesses::cpu1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.overall_misses::cpu1.inst             9842                       # number of overall misses
+system.l2c.overall_misses::cpu1.data            78904                       # number of overall misses
+system.l2c.overall_misses::total               160509                       # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker       251000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker        84000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker       447000                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker        83500                       # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total         865500                       # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data       321500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data       201500                       # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total       523000                       # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data       161000                       # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total       161000                       # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data   4487898000                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data   5568339500                       # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total  10056237500                       # number of ReadExReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu0.inst    663327500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::cpu1.inst    794140000                       # number of ReadCleanReq miss cycles
+system.l2c.ReadCleanReq_miss_latency::total   1457467500                       # number of ReadCleanReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu0.data    478260000                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::cpu1.data    540016500                       # number of ReadSharedReq miss cycles
+system.l2c.ReadSharedReq_miss_latency::total   1018276500                       # number of ReadSharedReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker       251000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker        84000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst    663327500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data   4966158000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker       447000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker        83500                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst    794140000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data   6108356000                       # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total     12532847000                       # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker       251000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker        84000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst    663327500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data   4966158000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker       447000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker        83500                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst    794140000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data   6108356000                       # number of overall miss cycles
+system.l2c.overall_miss_latency::total    12532847000                       # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker         6059                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker         3328                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker         5254                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker         2716                       # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total              17357                       # number of ReadReq accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::writebacks       683633                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackDirty_accesses::total       683633                       # number of WritebackDirty accesses(hits+misses)
+system.l2c.WritebackClean_accesses::writebacks      1666927                       # number of WritebackClean accesses(hits+misses)
+system.l2c.WritebackClean_accesses::total      1666927                       # number of WritebackClean accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data         1341                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data         1418                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total            2759                       # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
 system.l2c.SCUpgradeReq_accesses::total             2                       # number of SCUpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data       148214                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data       147678                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total           295892                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst       840156                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst       856006                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total       1696162                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data       260350                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data       263393                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total       523743                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.dtb.walker         5820                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.itb.walker         3025                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.inst          840156                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data          408564                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.dtb.walker         6363                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.itb.walker         3490                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst          856006                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data          411071                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total             2534495                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.dtb.walker         5820                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.itb.walker         3025                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst         840156                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data         408564                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.dtb.walker         6363                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.itb.walker         3490                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst         856006                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data         411071                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total            2534495                       # number of overall (read+write) accesses
-system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.000687                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.000471                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.000287                       # miss rate for ReadReq accesses
-system.l2c.ReadReq_miss_rate::total          0.000428                       # miss rate for ReadReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.989316                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data     0.994122                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.991682                       # miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_accesses::cpu0.data       141380                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data       154509                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total           295889                       # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu0.inst       854401                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::cpu1.inst       844079                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadCleanReq_accesses::total       1698480                       # number of ReadCleanReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu0.data       259231                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::cpu1.data       264633                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.ReadSharedReq_accesses::total       523864                       # number of ReadSharedReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker         6059                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker         3328                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst          854401                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data          400611                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker         5254                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker         2716                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst          844079                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data          419142                       # number of demand (read+write) accesses
+system.l2c.demand_accesses::total             2535590                       # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker         6059                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker         3328                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst         854401                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data         400611                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker         5254                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker         2716                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst         844079                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data         419142                       # number of overall (read+write) accesses
+system.l2c.overall_accesses::total            2535590                       # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker     0.000495                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker     0.000300                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker     0.000952                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker     0.000368                       # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total          0.000576                       # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data     0.991797                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data     0.990832                       # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total       0.991301                       # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data     0.454046                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data     0.417232                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total        0.435672                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.009297                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.011878                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.010600                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.025197                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.021303                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.023238                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.dtb.walker     0.000687                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.009297                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.180770                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.dtb.walker     0.000471                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.itb.walker     0.000287                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.011878                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.163541                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.062762                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.dtb.walker     0.000687                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.009297                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.180770                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.dtb.walker     0.000471                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.itb.walker     0.000287                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.011878                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.163541                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.062762                       # miss rate for overall accesses
-system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker       132625                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 132833.333333                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker       133000                       # average ReadReq miss latency
-system.l2c.ReadReq_avg_miss_latency::total       132750                       # average ReadReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   728.941685                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   576.496674                       # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_miss_latency::total   653.719912                       # average UpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data        79500                       # average SCUpgradeReq miss latency
-system.l2c.SCUpgradeReq_avg_miss_latency::total        79500                       # average SCUpgradeReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 126739.144971                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 127299.126850                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 127006.799212                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 130592.049674                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 130894.915421                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 130763.335002                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 132962.271341                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 131727.766886                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 132393.147646                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.dtb.walker       132625                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 130592.049674                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 127291.892331                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 132833.333333                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.itb.walker       133000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 130894.915421                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 127668.756601                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 127843.801471                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.dtb.walker       132625                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 130592.049674                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 127291.892331                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 132833.333333                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.itb.walker       133000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 130894.915421                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 127668.756601                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 127843.801471                       # average overall miss latency
+system.l2c.ReadExReq_miss_rate::cpu0.data     0.410108                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data     0.468905                       # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total        0.440811                       # miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.009528                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.011660                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_miss_rate::total     0.010588                       # miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.021722                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.024388                       # miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_miss_rate::total     0.023069                       # miss rate for ReadSharedReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker     0.000495                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker     0.000300                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst       0.009528                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data       0.158787                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker     0.000952                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker     0.000368                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst       0.011660                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data       0.188251                       # miss rate for demand accesses
+system.l2c.demand_miss_rate::total           0.063302                       # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker     0.000495                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker     0.000300                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst      0.009528                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data      0.158787                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker     0.000952                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker     0.000368                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst      0.011660                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data      0.188251                       # miss rate for overall accesses
+system.l2c.overall_miss_rate::total          0.063302                       # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker        84000                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker        89400                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker        83500                       # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total        86550                       # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data   241.729323                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data   143.416370                       # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total   191.224863                       # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data        80500                       # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total        80500                       # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 77402.907849                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 76857.688061                       # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 77100.056735                       # average ReadExReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 81479.855055                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 80688.884373                       # average ReadCleanReq miss latency
+system.l2c.ReadCleanReq_avg_miss_latency::total 81046.961019                       # average ReadCleanReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 84933.404369                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 83671.599008                       # average ReadSharedReq miss latency
+system.l2c.ReadSharedReq_avg_miss_latency::total 84259.536616                       # average ReadSharedReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 81479.855055                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 78069.515186                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker        89400                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 80688.884373                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 77415.035993                       # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 78081.895719                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 83666.666667                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker        84000                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 81479.855055                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 78069.515186                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker        89400                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker        83500                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 80688.884373                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 77415.035993                       # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 78081.895719                       # average overall miss latency
 system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
 system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
 system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
 system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
 system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
 system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.writebacks::writebacks               81183                       # number of writebacks
-system.l2c.writebacks::total                    81183                       # number of writebacks
-system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker            4                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker            3                       # number of ReadReq MSHR misses
+system.l2c.writebacks::writebacks               82442                       # number of writebacks
+system.l2c.writebacks::total                    82442                       # number of writebacks
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker            3                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.itb.walker            1                       # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker            5                       # number of ReadReq MSHR misses
 system.l2c.ReadReq_mshr_misses::cpu1.itb.walker            1                       # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_misses::total               8                       # number of ReadReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu0.data         1389                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data         1353                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total         2742                       # number of UpgradeReq MSHR misses
-system.l2c.SCUpgradeReq_mshr_misses::cpu1.data            2                       # number of SCUpgradeReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total              10                       # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data         1330                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data         1405                       # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total         2735                       # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data            2                       # number of SCUpgradeReq MSHR misses
 system.l2c.SCUpgradeReq_mshr_misses::total            2                       # number of SCUpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data        67296                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data        61616                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total        128912                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst         7811                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst        10168                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total        17979                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data         6560                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data         5611                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total        12171                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.dtb.walker            4                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst         7811                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data        73856                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.dtb.walker            3                       # number of demand (read+write) MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data        57981                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data        72450                       # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total        130431                       # number of ReadExReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu0.inst         8141                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::cpu1.inst         9842                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadCleanReq_mshr_misses::total        17983                       # number of ReadCleanReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu0.data         5631                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::cpu1.data         6454                       # number of ReadSharedReq MSHR misses
+system.l2c.ReadSharedReq_mshr_misses::total        12085                       # number of ReadSharedReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker            3                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker            1                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst         8141                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data        63612                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker            5                       # number of demand (read+write) MSHR misses
 system.l2c.demand_mshr_misses::cpu1.itb.walker            1                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst        10168                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data        67227                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total           159070                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.dtb.walker            4                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst         7811                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data        73856                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.dtb.walker            3                       # number of overall MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst         9842                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data        78904                       # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total           160509                       # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker            3                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker            1                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst         8141                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data        63612                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker            5                       # number of overall MSHR misses
 system.l2c.overall_mshr_misses::cpu1.itb.walker            1                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst        10168                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data        67227                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total          159070                       # number of overall MSHR misses
-system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         5645                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu0.data        15000                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.inst         3377                       # number of ReadReq MSHR uncacheable
-system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16138                       # number of ReadReq MSHR uncacheable
+system.l2c.overall_mshr_misses::cpu1.inst         9842                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data        78904                       # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total          160509                       # number of overall MSHR misses
+system.l2c.ReadReq_mshr_uncacheable::cpu0.inst         9022                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu0.data        14424                       # number of ReadReq MSHR uncacheable
+system.l2c.ReadReq_mshr_uncacheable::cpu1.data        16714                       # number of ReadReq MSHR uncacheable
 system.l2c.ReadReq_mshr_uncacheable::total        40160                       # number of ReadReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu0.data        13390                       # number of WriteReq MSHR uncacheable
-system.l2c.WriteReq_mshr_uncacheable::cpu1.data        14199                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu0.data        15123                       # number of WriteReq MSHR uncacheable
+system.l2c.WriteReq_mshr_uncacheable::cpu1.data        12466                       # number of WriteReq MSHR uncacheable
 system.l2c.WriteReq_mshr_uncacheable::total        27589                       # number of WriteReq MSHR uncacheable
-system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         5645                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu0.data        28390                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.inst         3377                       # number of overall MSHR uncacheable misses
-system.l2c.overall_mshr_uncacheable_misses::cpu1.data        30337                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.inst         9022                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu0.data        29547                       # number of overall MSHR uncacheable misses
+system.l2c.overall_mshr_uncacheable_misses::cpu1.data        29180                       # number of overall MSHR uncacheable misses
 system.l2c.overall_mshr_uncacheable_misses::total        67749                       # number of overall MSHR uncacheable misses
-system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker       490500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker       368500                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker       123000                       # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_latency::total       982000                       # number of ReadReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     94515000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     92030500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total    186545500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data       139000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.SCUpgradeReq_mshr_miss_latency::total       139000                       # number of SCUpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   7856077500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   7227503000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total  15083580500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    941944500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst   1229259500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total   2171204000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    806632500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    683014500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total   1489647000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker       490500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst    941944500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data   8662710000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       368500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.itb.walker       123000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst   1229259500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data   7910517500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total  18745413500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker       490500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst    941944500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data   8662710000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       368500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.itb.walker       123000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst   1229259500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data   7910517500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total  18745413500                       # number of overall MSHR miss cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    643340500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2860870000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst    386777500                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   3027916000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_uncacheable_latency::total   6918904000                       # number of ReadReq MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    643340500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2860870000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.inst    386777500                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::cpu1.data   3027916000                       # number of overall MSHR uncacheable cycles
-system.l2c.overall_mshr_uncacheable_latency::total   6918904000                       # number of overall MSHR uncacheable cycles
-system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.000687                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.000471                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.000287                       # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_miss_rate::total     0.000428                       # mshr miss rate for ReadReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.989316                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.994122                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.991682                       # mshr miss rate for UpgradeReq accesses
-system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker        74000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker       397000                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker        73500                       # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total       765500                       # number of ReadReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data     25317500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data     26732000                       # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total     52049500                       # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data       141000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total       141000                       # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data   3908088000                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data   4843839500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total   8751927500                       # number of ReadExReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst    581917500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst    695720000                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadCleanReq_mshr_miss_latency::total   1277637500                       # number of ReadCleanReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data    421950000                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data    475476500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.ReadSharedReq_mshr_miss_latency::total    897426500                       # number of ReadSharedReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker        74000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst    581917500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data   4330038000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker       397000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker        73500                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst    695720000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data   5319316000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total  10927757000                       # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker       221000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker        74000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst    581917500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data   4330038000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker       397000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker        73500                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst    695720000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data   5319316000                       # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total  10927757000                       # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst    574512000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data   2654142000                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data   3237757500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total   6466411500                       # number of ReadReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst    574512000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data   2654142000                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data   3237757500                       # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total   6466411500                       # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker     0.000495                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker     0.000300                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker     0.000952                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker     0.000368                       # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total     0.000576                       # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.991797                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data     0.990832                       # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total     0.991301                       # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
 system.l2c.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.454046                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.417232                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total     0.435672                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.009297                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011878                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010600                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.025197                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.021303                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.023238                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.000687                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.009297                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.180770                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.000471                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.000287                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.011878                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.163541                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.062762                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.000687                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.009297                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.180770                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.000471                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.000287                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.011878                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.163541                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.062762                       # mshr miss rate for overall accesses
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker       122625                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 122833.333333                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker       123000                       # average ReadReq mshr miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency::total       122750                       # average ReadReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 68045.356371                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 68019.586105                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 68032.640408                       # average UpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        69500                       # average SCUpgradeReq mshr miss latency
-system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        69500                       # average SCUpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 116739.144971                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 117299.126850                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 117006.799212                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 120592.049674                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 120894.915421                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 120763.335002                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 122962.271341                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 121727.766886                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 122393.147646                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker       122625                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 120592.049674                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 117291.892331                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 122833.333333                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker       123000                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 120894.915421                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 117668.756601                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 117843.801471                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker       122625                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 120592.049674                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 117291.892331                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 122833.333333                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker       123000                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 120894.915421                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 117668.756601                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 117843.801471                       # average overall mshr miss latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 113966.430469                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 190724.666667                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst 114532.869411                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 187626.471682                       # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 172283.466135                       # average ReadReq mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 113966.430469                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 100770.341670                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst 114532.869411                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 99809.341728                       # average overall mshr uncacheable latency
-system.l2c.overall_avg_mshr_uncacheable_latency::total 102125.551669                       # average overall mshr uncacheable latency
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data     0.410108                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data     0.468905                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total     0.440811                       # mshr miss rate for ReadExReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.009528                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.011660                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadCleanReq_mshr_miss_rate::total     0.010588                       # mshr miss rate for ReadCleanReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.021722                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.024388                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.ReadSharedReq_mshr_miss_rate::total     0.023069                       # mshr miss rate for ReadSharedReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker     0.000495                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker     0.000300                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst     0.009528                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data     0.158787                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker     0.000952                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker     0.000368                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst     0.011660                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data     0.188251                       # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total      0.063302                       # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker     0.000495                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker     0.000300                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst     0.009528                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data     0.158787                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker     0.000952                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker     0.000368                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst     0.011660                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data     0.188251                       # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total     0.063302                       # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker        79400                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total        76550                       # average ReadReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19035.714286                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19026.334520                       # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19030.895795                       # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        70500                       # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total        70500                       # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 67402.907849                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 66857.688061                       # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 67100.056735                       # average ReadExReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 71479.855055                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 70688.884373                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 71046.961019                       # average ReadCleanReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74933.404369                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 73671.599008                       # average ReadSharedReq mshr miss latency
+system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 74259.536616                       # average ReadSharedReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 71479.855055                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 68069.515186                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker        79400                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 70688.884373                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 67415.035993                       # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 68081.895719                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 73666.666667                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker        74000                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 71479.855055                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 68069.515186                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker        79400                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker        73500                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 70688.884373                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 67415.035993                       # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 68081.895719                       # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst 63679.006872                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 184008.735441                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data 193715.298552                       # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total 161016.222610                       # average ReadReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst 63679.006872                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data 89827.799777                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data 110958.104866                       # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total 95446.596998                       # average overall mshr uncacheable latency
+system.membus.snoop_filter.tot_requests        325066                       # Total number of requests made to the snoop filter.
+system.membus.snoop_filter.hit_single_requests       134283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_requests          482                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
+system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
 system.membus.trans_dist::ReadReq               40160                       # Transaction distribution
-system.membus.trans_dist::ReadResp              70546                       # Transaction distribution
+system.membus.trans_dist::ReadResp              70472                       # Transaction distribution
 system.membus.trans_dist::WriteReq              27589                       # Transaction distribution
 system.membus.trans_dist::WriteResp             27589                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       117373                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             6607                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq             4497                       # Transaction distribution
+system.membus.trans_dist::WritebackDirty       118632                       # Transaction distribution
+system.membus.trans_dist::CleanEvict             6722                       # Transaction distribution
+system.membus.trans_dist::UpgradeReq             4502                       # Transaction distribution
 system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
 system.membus.trans_dist::UpgradeResp               2                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            127157                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           127157                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         30386                       # Transaction distribution
+system.membus.trans_dist::ReadExReq            128664                       # Transaction distribution
+system.membus.trans_dist::ReadExResp           128664                       # Transaction distribution
+system.membus.trans_dist::ReadSharedReq         30312                       # Transaction distribution
 system.membus.trans_dist::InvalidateReq         36224                       # Transaction distribution
 system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave       105478                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port           10                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio         2104                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       434320                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.l2c.mem_side::total       541912                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72885                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.iocache.mem_side::total        72885                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 614797                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port       438547                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total       546139                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port        72897                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total        72897                       # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total                 619036                       # Packet count per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave       159125                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port           20                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio         4208                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     15302012                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::total     15465365                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port     15473916                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total     15637269                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::system.physmem.port      2317120                       # Cumulative packet size per connected master and slave (bytes)
 system.membus.pkt_size_system.iocache.mem_side::total      2317120                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17782485                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              492                       # Total snoops (count)
-system.membus.snoop_fanout::samples            390010                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
+system.membus.pkt_size::total                17954389                       # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops                              498                       # Total snoops (count)
+system.membus.snoop_fanout::samples            267453                       # Request fanout histogram
+system.membus.snoop_fanout::mean             0.018325                       # Request fanout histogram
+system.membus.snoop_fanout::stdev            0.134123                       # Request fanout histogram
 system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::1                  390010    100.00%    100.00% # Request fanout histogram
+system.membus.snoop_fanout::0                  262552     98.17%     98.17% # Request fanout histogram
+system.membus.snoop_fanout::1                    4901      1.83%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
 system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
+system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
 system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              390010                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            90443000                       # Layer occupancy (ticks)
+system.membus.snoop_fanout::total              267453                       # Request fanout histogram
+system.membus.reqLayer0.occupancy            90452000                       # Layer occupancy (ticks)
 system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
 system.membus.reqLayer1.occupancy                7500                       # Layer occupancy (ticks)
 system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer2.occupancy             1721000                       # Layer occupancy (ticks)
+system.membus.reqLayer2.occupancy             1730500                       # Layer occupancy (ticks)
 system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
-system.membus.reqLayer5.occupancy           823181865                       # Layer occupancy (ticks)
+system.membus.reqLayer5.occupancy           831225033                       # Layer occupancy (ticks)
 system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer2.occupancy          943214000                       # Layer occupancy (ticks)
+system.membus.respLayer2.occupancy          950845250                       # Layer occupancy (ticks)
 system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
-system.membus.respLayer3.occupancy            1187123                       # Layer occupancy (ticks)
+system.membus.respLayer3.occupancy            1219623                       # Layer occupancy (ticks)
 system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
 system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
 system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
@@ -1901,60 +1931,60 @@ system.realview.mcc.osc_clcd.clock              42105                       # Cl
 system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
 system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
 system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
-system.toL2Bus.snoop_filter.tot_requests      5053855                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests      2538047                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests        38136                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops            581                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops          581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.tot_requests      5058603                       # Total number of requests made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_requests      2540370                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
+system.toL2Bus.snoop_filter.hit_multi_requests        38310                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
+system.toL2Bus.snoop_filter.tot_snoops            250                       # Total number of snoops made to the snoop filter.
+system.toL2Bus.snoop_filter.hit_single_snoops          250                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
 system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadReq              74697                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadResp           2294848                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadReq              74739                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp           2297326                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteReq             27589                       # Transaction distribution
 system.toL2Bus.trans_dist::WriteResp            27589                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty       801289                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean      1695677                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict          141805                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq            2765                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackDirty       766075                       # Transaction distribution
+system.toL2Bus.trans_dist::WritebackClean      1697986                       # Transaction distribution
+system.toL2Bus.trans_dist::CleanEvict          142067                       # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq            2759                       # Transaction distribution
 system.toL2Bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp           2767                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq           295892                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp          295892                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq       1696195                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq       523971                       # Transaction distribution
-system.toL2Bus.trans_dist::InvalidateReq        36224                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5106078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2581570                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        18395                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        34840                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total               7740883                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    217113784                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     96423069                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        26060                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        48732                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total              313611645                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                          176532                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples          2781330                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            0.021292                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           0.144357                       # Request fanout histogram
+system.toL2Bus.trans_dist::UpgradeResp           2761                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq           295889                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp          295889                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadCleanReq       1698504                       # Transaction distribution
+system.toL2Bus.trans_dist::ReadSharedReq       524085                       # Transaction distribution
+system.toL2Bus.trans_dist::InvalidateReq         4401                       # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side      5113014                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side      2581913                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side        17955                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        33981                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total               7746863                       # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side    217409912                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side     96413853                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side        24176                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side        45252                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total              313893193                       # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops                          111017                       # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples          2716898                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean            0.021705                       # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev           0.145719                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                2722109     97.87%     97.87% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                  59221      2.13%    100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0                2657927     97.83%     97.83% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1                  58971      2.17%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
 system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
 system.toL2Bus.snoop_fanout::max_value              1                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total            2781330                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy         4961202000                       # Layer occupancy (ticks)
+system.toL2Bus.snoop_fanout::total            2716898                       # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy         4965685500                       # Layer occupancy (ticks)
 system.toL2Bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
-system.toL2Bus.snoopLayer0.occupancy           380377                       # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.occupancy           389377                       # Layer occupancy (ticks)
 system.toL2Bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy        2553314500                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.occupancy        2556778000                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy        1275768500                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.occupancy        1275944496                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer1.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy          11880000                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer2.occupancy          11911000                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer2.utilization             0.0                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy          22657000                       # Layer occupancy (ticks)
+system.toL2Bus.respLayer3.occupancy          22668000                       # Layer occupancy (ticks)
 system.toL2Bus.respLayer3.utilization             0.0                       # Layer utilization (%)
 
 ---------- End Simulation Statistics   ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
index 422618199..5987f38c7 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  5.112152                       # Nu
 sim_ticks                                5112151729000                       # Number of ticks simulated
 final_tick                               5112151729000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1369712                       # Simulator instruction rate (inst/s)
-host_op_rate                                  2804100                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            34999130987                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 614748                       # Number of bytes of host memory used
-host_seconds                                   146.07                       # Real time elapsed on the host
+host_inst_rate                                1314225                       # Simulator instruction rate (inst/s)
+host_op_rate                                  2690507                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            33581335470                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 609616                       # Number of bytes of host memory used
+host_seconds                                   152.23                       # Real time elapsed on the host
 sim_insts                                   200067055                       # Number of instructions simulated
 sim_ops                                     409581065                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
index 94a3f35b5..303fd9f5f 100644
--- a/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/x86/linux/pc-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  5.194946                       # Nu
 sim_ticks                                5194946000500                       # Number of ticks simulated
 final_tick                               5194946000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 910377                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1754736                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                            36822413305                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 616280                       # Number of bytes of host memory used
-host_seconds                                   141.08                       # Real time elapsed on the host
+host_inst_rate                                 930999                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1794485                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            37656529565                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 609616                       # Number of bytes of host memory used
+host_seconds                                   137.96                       # Real time elapsed on the host
 sim_insts                                   128436892                       # Number of instructions simulated
 sim_ops                                     247560077                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/fs/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt b/tests/quick/fs/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt
index d62937167..ff7ec9f90 100644
--- a/tests/quick/fs/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt
+++ b/tests/quick/fs/80.netperf-stream/ref/alpha/linux/twosys-tsunami-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.200409                       # Nu
 sim_ticks                                200409271000                       # Number of ticks simulated
 final_tick                               4321213476000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                7747436                       # Simulator instruction rate (inst/s)
-host_op_rate                                  7747432                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2964324473                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 475456                       # Number of bytes of host memory used
-host_seconds                                    67.61                       # Real time elapsed on the host
+host_inst_rate                               17114164                       # Simulator instruction rate (inst/s)
+host_op_rate                                 17114158                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             6548224120                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 490760                       # Number of bytes of host memory used
+host_seconds                                    30.61                       # Real time elapsed on the host
 sim_insts                                   523780905                       # Number of instructions simulated
 sim_ops                                     523780905                       # Number of ops (including micro ops) simulated
 drivesys.voltage_domain.voltage                     1                       # Voltage in Volts
@@ -619,11 +619,11 @@ sim_seconds                                  0.000407                       # Nu
 sim_ticks                                   407341500                       # Number of ticks simulated
 final_tick                               4321620817500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                             3441354505                       # Simulator instruction rate (inst/s)
-host_op_rate                               3440623178                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2674872126                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 475456                       # Number of bytes of host memory used
-host_seconds                                     0.15                       # Real time elapsed on the host
+host_inst_rate                             9054438128                       # Simulator instruction rate (inst/s)
+host_op_rate                               9052667837                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             7037972394                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 490760                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 sim_insts                                   523853183                       # Number of instructions simulated
 sim_ops                                     523853183                       # Number of ops (including micro ops) simulated
 drivesys.voltage_domain.voltage                     1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt
index 0faba0dc5..6544ab634 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000037                       # Nu
 sim_ticks                                    37494000                       # Number of ticks simulated
 final_tick                                   37494000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 141195                       # Simulator instruction rate (inst/s)
-host_op_rate                                   141164                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              825166364                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 252900                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
+host_inst_rate                                 176621                       # Simulator instruction rate (inst/s)
+host_op_rate                                   176529                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             1031613588                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 248004                       # Number of bytes of host memory used
+host_seconds                                     0.04                       # Real time elapsed on the host
 sim_insts                                        6413                       # Number of instructions simulated
 sim_ops                                          6413                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
index c082db4f6..ead74abf4 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000022                       # Nu
 sim_ticks                                    22019000                       # Number of ticks simulated
 final_tick                                   22019000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 140516                       # Simulator instruction rate (inst/s)
-host_op_rate                                   140486                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              484379589                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 253664                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
+host_inst_rate                                 115969                       # Simulator instruction rate (inst/s)
+host_op_rate                                   115940                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              399737091                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 249288                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 sim_insts                                        6385                       # Number of instructions simulated
 sim_ops                                          6385                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
index a9b70663c..9a58520d3 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     3214500                       # Number of ticks simulated
 final_tick                                    3214500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  21023                       # Simulator instruction rate (inst/s)
-host_op_rate                                    21020                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               10551583                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 216888                       # Number of bytes of host memory used
-host_seconds                                     0.30                       # Real time elapsed on the host
+host_inst_rate                                1011674                       # Simulator instruction rate (inst/s)
+host_op_rate                                  1009913                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              506215370                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 237756                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/stats.txt
index 7c6c13cf7..e07863c49 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000122                       # Nu
 sim_ticks                                      121535                       # Number of ticks simulated
 final_tick                                     121535                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  23854                       # Simulator instruction rate (inst/s)
-host_op_rate                                    23852                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 452710                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 387364                       # Number of bytes of host memory used
-host_seconds                                     0.27                       # Real time elapsed on the host
+host_inst_rate                                  71837                       # Simulator instruction rate (inst/s)
+host_op_rate                                    71828                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1363198                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407704                       # Number of bytes of host memory used
+host_seconds                                     0.09                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/stats.txt
index 58f4afdee..86b91c7c5 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000109                       # Nu
 sim_ticks                                      108878                       # Number of ticks simulated
 final_tick                                     108878                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  17471                       # Simulator instruction rate (inst/s)
-host_op_rate                                    17470                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 297052                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 393472                       # Number of bytes of host memory used
-host_seconds                                     0.37                       # Real time elapsed on the host
+host_inst_rate                                  68389                       # Simulator instruction rate (inst/s)
+host_op_rate                                    68380                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1162621                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 413676                       # Number of bytes of host memory used
+host_seconds                                     0.09                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/stats.txt
index 5e0571904..bdd21635f 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000108                       # Nu
 sim_ticks                                      108253                       # Number of ticks simulated
 final_tick                                     108253                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  39556                       # Simulator instruction rate (inst/s)
-host_op_rate                                    39552                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 668635                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 388512                       # Number of bytes of host memory used
-host_seconds                                     0.16                       # Real time elapsed on the host
+host_inst_rate                                   4411                       # Simulator instruction rate (inst/s)
+host_op_rate                                     4411                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                  74577                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 409256                       # Number of bytes of host memory used
+host_seconds                                     1.45                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/stats.txt
index 7e8297657..463ba3cfb 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000087                       # Nu
 sim_ticks                                       86770                       # Number of ticks simulated
 final_tick                                      86770                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  43915                       # Simulator instruction rate (inst/s)
-host_op_rate                                    43910                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 594975                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 388108                       # Number of bytes of host memory used
-host_seconds                                     0.15                       # Real time elapsed on the host
+host_inst_rate                                  99240                       # Simulator instruction rate (inst/s)
+host_op_rate                                    99218                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1344283                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407932                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt
index 0d68fa8cb..d5526ad82 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000107                       # Nu
 sim_ticks                                      107065                       # Number of ticks simulated
 final_tick                                     107065                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  18652                       # Simulator instruction rate (inst/s)
-host_op_rate                                    18652                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 311861                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 390536                       # Number of bytes of host memory used
-host_seconds                                     0.34                       # Real time elapsed on the host
+host_inst_rate                                 109103                       # Simulator instruction rate (inst/s)
+host_op_rate                                   109072                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1823360                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 411068                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt
index 1dfe1dcb3..4c1b7f48d 100644
--- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000036                       # Nu
 sim_ticks                                    35682500                       # Number of ticks simulated
 final_tick                                   35682500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 421865                       # Simulator instruction rate (inst/s)
-host_op_rate                                   421312                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2345119890                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251096                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
+host_inst_rate                                 581025                       # Simulator instruction rate (inst/s)
+host_op_rate                                   580437                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             3231677275                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 247496                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        6403                       # Number of instructions simulated
 sim_ops                                          6403                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
index 165263111..f75116dfd 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/minor-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000020                       # Nu
 sim_ticks                                    20320000                       # Number of ticks simulated
 final_tick                                   20320000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 183657                       # Simulator instruction rate (inst/s)
-host_op_rate                                   183501                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1441333472                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251592                       # Number of bytes of host memory used
-host_seconds                                     0.01                       # Real time elapsed on the host
+host_inst_rate                                 154508                       # Simulator instruction rate (inst/s)
+host_op_rate                                   154391                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             1212791416                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 246696                       # Number of bytes of host memory used
+host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        2585                       # Number of instructions simulated
 sim_ops                                          2585                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
index 86178d83d..92634ef37 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000012                       # Nu
 sim_ticks                                    12409500                       # Number of ticks simulated
 final_tick                                   12409500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  67215                       # Simulator instruction rate (inst/s)
-host_op_rate                                    67181                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              349098234                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 252356                       # Number of bytes of host memory used
-host_seconds                                     0.04                       # Real time elapsed on the host
+host_inst_rate                                  87055                       # Simulator instruction rate (inst/s)
+host_op_rate                                    87008                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              452104980                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 247976                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        2387                       # Number of instructions simulated
 sim_ops                                          2387                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
index ff4b92b39..8171db450 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000001                       # Nu
 sim_ticks                                     1297500                       # Number of ticks simulated
 final_tick                                    1297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  54662                       # Simulator instruction rate (inst/s)
-host_op_rate                                    54627                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               27487977                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 219680                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
+host_inst_rate                                 461545                       # Simulator instruction rate (inst/s)
+host_op_rate                                   460635                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              231518490                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 237472                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
index a9f8176e1..cb06e619e 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MESI_Two_Level/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000046                       # Nu
 sim_ticks                                       45733                       # Number of ticks simulated
 final_tick                                      45733                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  42490                       # Simulator instruction rate (inst/s)
-host_op_rate                                    42477                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 753627                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 411088                       # Number of bytes of host memory used
-host_seconds                                     0.06                       # Real time elapsed on the host
+host_inst_rate                                  63739                       # Simulator instruction rate (inst/s)
+host_op_rate                                    63721                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1130531                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407420                       # Number of bytes of host memory used
+host_seconds                                     0.04                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
index be4c58d22..f80632a35 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_directory/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000042                       # Nu
 sim_ticks                                       41712                       # Number of ticks simulated
 final_tick                                      41712                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  38081                       # Simulator instruction rate (inst/s)
-host_op_rate                                    38070                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 616024                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 414508                       # Number of bytes of host memory used
-host_seconds                                     0.07                       # Real time elapsed on the host
+host_inst_rate                                  64355                       # Simulator instruction rate (inst/s)
+host_op_rate                                    64336                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1041083                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 410320                       # Number of bytes of host memory used
+host_seconds                                     0.04                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
index 6e16bb481..03e04136e 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_CMP_token/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000041                       # Nu
 sim_ticks                                       40527                       # Number of ticks simulated
 final_tick                                      40527                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  25710                       # Simulator instruction rate (inst/s)
-host_op_rate                                    25704                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 404148                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 390780                       # Number of bytes of host memory used
-host_seconds                                     0.10                       # Real time elapsed on the host
+host_inst_rate                                   1955                       # Simulator instruction rate (inst/s)
+host_op_rate                                     1955                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                  30751                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407948                       # Number of bytes of host memory used
+host_seconds                                     1.32                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
index 08266d48d..2707b659f 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000033                       # Nu
 sim_ticks                                       32936                       # Number of ticks simulated
 final_tick                                      32936                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  52774                       # Simulator instruction rate (inst/s)
-host_op_rate                                    52753                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 673978                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 411572                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
+host_inst_rate                                  83066                       # Simulator instruction rate (inst/s)
+host_op_rate                                    82987                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1059779                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407644                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
index c437c6665..15c5cf0e9 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000042                       # Nu
 sim_ticks                                       41659                       # Number of ticks simulated
 final_tick                                      41659                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  41992                       # Simulator instruction rate (inst/s)
-host_op_rate                                    41979                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 678429                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 412928                       # Number of bytes of host memory used
-host_seconds                                     0.06                       # Real time elapsed on the host
+host_inst_rate                                  92225                       # Simulator instruction rate (inst/s)
+host_op_rate                                    92177                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1489374                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 407716                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
index 3011688bd..9736e3d18 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000018                       # Nu
 sim_ticks                                    18239500                       # Number of ticks simulated
 final_tick                                   18239500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 277034                       # Simulator instruction rate (inst/s)
-host_op_rate                                   276552                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1954350939                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 249792                       # Number of bytes of host memory used
+host_inst_rate                                 339288                       # Simulator instruction rate (inst/s)
+host_op_rate                                   338780                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2394585777                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 246188                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        2577                       # Number of instructions simulated
 sim_ops                                          2577                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
index cb66660d4..605a65a27 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000030                       # Nu
 sim_ticks                                    29977500                       # Number of ticks simulated
 final_tick                                   29977500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  89930                       # Simulator instruction rate (inst/s)
-host_op_rate                                   105235                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              584953104                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 268772                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
+host_inst_rate                                 146522                       # Simulator instruction rate (inst/s)
+host_op_rate                                   171470                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              953185288                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 264656                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        4605                       # Number of instructions simulated
 sim_ops                                          5391                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
index 58e5912c9..8765a9cf5 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000017                       # Nu
 sim_ticks                                    17232500                       # Number of ticks simulated
 final_tick                                   17232500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  43939                       # Simulator instruction rate (inst/s)
-host_op_rate                                    51450                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              164826819                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 269540                       # Number of bytes of host memory used
-host_seconds                                     0.10                       # Real time elapsed on the host
+host_inst_rate                                  66942                       # Simulator instruction rate (inst/s)
+host_op_rate                                    78386                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              251130115                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 265932                       # Number of bytes of host memory used
+host_seconds                                     0.07                       # Real time elapsed on the host
 sim_insts                                        4592                       # Number of instructions simulated
 sim_ops                                          5378                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
index d43357405..f8ba6e8d6 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000019                       # Nu
 sim_ticks                                    18821000                       # Number of ticks simulated
 final_tick                                   18821000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  49791                       # Simulator instruction rate (inst/s)
-host_op_rate                                    58299                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              203978556                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 266084                       # Number of bytes of host memory used
-host_seconds                                     0.09                       # Real time elapsed on the host
+host_inst_rate                                  45352                       # Simulator instruction rate (inst/s)
+host_op_rate                                    53108                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              185838458                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 261708                       # Number of bytes of host memory used
+host_seconds                                     0.10                       # Real time elapsed on the host
 sim_insts                                        4592                       # Number of instructions simulated
 sim_ops                                          5378                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
index 9ffa594c7..bcfa49270 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     2695000                       # Number of ticks simulated
 final_tick                                    2695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  13445                       # Simulator instruction rate (inst/s)
-host_op_rate                                    15745                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                7889483                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 237392                       # Number of bytes of host memory used
-host_seconds                                     0.34                       # Real time elapsed on the host
+host_inst_rate                                 274500                       # Simulator instruction rate (inst/s)
+host_op_rate                                   321069                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              160714630                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 254660                       # Number of bytes of host memory used
+host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        4592                       # Number of instructions simulated
 sim_ops                                          5378                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
index e53928c68..6f1efaf21 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     2695000                       # Number of ticks simulated
 final_tick                                    2695000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  30076                       # Simulator instruction rate (inst/s)
-host_op_rate                                    35217                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               17644392                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 236884                       # Number of bytes of host memory used
-host_seconds                                     0.15                       # Real time elapsed on the host
+host_inst_rate                                 363981                       # Simulator instruction rate (inst/s)
+host_op_rate                                   425522                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              212904964                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 254404                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        4592                       # Number of instructions simulated
 sim_ops                                          5378                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
index facfa8248..e99784abb 100644
--- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000028                       # Nu
 sim_ticks                                    28298500                       # Number of ticks simulated
 final_tick                                   28298500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 441317                       # Simulator instruction rate (inst/s)
-host_op_rate                                   514292                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2726097982                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 267744                       # Number of bytes of host memory used
+host_inst_rate                                 343617                       # Simulator instruction rate (inst/s)
+host_op_rate                                   400476                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2123290642                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 263372                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        4566                       # Number of instructions simulated
 sim_ops                                          5330                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
index 815eb0bfe..0194e3c6f 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000023                       # Nu
 sim_ticks                                    22532000                       # Number of ticks simulated
 final_tick                                   22532000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  65525                       # Simulator instruction rate (inst/s)
-host_op_rate                                    65509                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              295199371                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251356                       # Number of bytes of host memory used
-host_seconds                                     0.08                       # Real time elapsed on the host
+host_inst_rate                                  96442                       # Simulator instruction rate (inst/s)
+host_op_rate                                    96403                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              434426491                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 247240                       # Number of bytes of host memory used
+host_seconds                                     0.05                       # Real time elapsed on the host
 sim_insts                                        4999                       # Number of instructions simulated
 sim_ops                                          4999                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
index 9b5c0be15..df8a010ee 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     2820500                       # Number of ticks simulated
 final_tick                                    2820500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  42403                       # Simulator instruction rate (inst/s)
-host_op_rate                                    42398                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               21196256                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 214708                       # Number of bytes of host memory used
-host_seconds                                     0.13                       # Real time elapsed on the host
+host_inst_rate                                 876414                       # Simulator instruction rate (inst/s)
+host_op_rate                                   873362                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              435104956                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 235716                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5641                       # Number of instructions simulated
 sim_ops                                          5641                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
index 4c477fff4..194e91ae7 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000100                       # Nu
 sim_ticks                                      100232                       # Number of ticks simulated
 final_tick                                     100232                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  20831                       # Simulator instruction rate (inst/s)
-host_op_rate                                    20830                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 370097                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 389556                       # Number of bytes of host memory used
-host_seconds                                     0.27                       # Real time elapsed on the host
+host_inst_rate                                  97717                       # Simulator instruction rate (inst/s)
+host_op_rate                                    97699                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1735645                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 410048                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 sim_insts                                        5641                       # Number of instructions simulated
 sim_ops                                          5641                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
index f975f616d..0e87b1f2c 100644
--- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000034                       # Nu
 sim_ticks                                    33932500                       # Number of ticks simulated
 final_tick                                   33932500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 442497                       # Simulator instruction rate (inst/s)
-host_op_rate                                   441783                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2653552582                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 249064                       # Number of bytes of host memory used
+host_inst_rate                                 431758                       # Simulator instruction rate (inst/s)
+host_op_rate                                   430982                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2588300068                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 244424                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5641                       # Number of instructions simulated
 sim_ops                                          5641                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
index 2c6934aef..9c7cb3cdb 100644
--- a/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/power/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000020                       # Nu
 sim_ticks                                    19908000                       # Number of ticks simulated
 final_tick                                   19908000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 130311                       # Simulator instruction rate (inst/s)
-host_op_rate                                   130281                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              447700777                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 249300                       # Number of bytes of host memory used
-host_seconds                                     0.04                       # Real time elapsed on the host
+host_inst_rate                                 120043                       # Simulator instruction rate (inst/s)
+host_op_rate                                   120013                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              412413617                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 245176                       # Number of bytes of host memory used
+host_seconds                                     0.05                       # Real time elapsed on the host
 sim_insts                                        5792                       # Number of instructions simulated
 sim_ops                                          5792                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
index e25b901ab..5dd437e9a 100644
--- a/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     2896000                       # Number of ticks simulated
 final_tick                                    2896000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  76704                       # Simulator instruction rate (inst/s)
-host_op_rate                                    76683                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               38324639                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 216536                       # Number of bytes of host memory used
-host_seconds                                     0.08                       # Real time elapsed on the host
+host_inst_rate                                 887311                       # Simulator instruction rate (inst/s)
+host_op_rate                                   885785                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              442112700                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 234416                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5793                       # Number of instructions simulated
 sim_ops                                          5793                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt
index 8bcf3caa4..0889a55c9 100644
--- a/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000003                       # Nu
 sim_ticks                                     2694500                       # Number of ticks simulated
 final_tick                                    2694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  62253                       # Simulator instruction rate (inst/s)
-host_op_rate                                    62235                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               31469743                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 218904                       # Number of bytes of host memory used
-host_seconds                                     0.09                       # Real time elapsed on the host
+host_inst_rate                                 633206                       # Simulator instruction rate (inst/s)
+host_op_rate                                   631372                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              318532177                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 236156                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5327                       # Number of instructions simulated
 sim_ops                                          5327                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
index 24a3b23de..3a583092f 100644
--- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000082                       # Nu
 sim_ticks                                       81703                       # Number of ticks simulated
 final_tick                                      81703                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  27831                       # Simulator instruction rate (inst/s)
-host_op_rate                                    27828                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 426765                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 393224                       # Number of bytes of host memory used
-host_seconds                                     0.19                       # Real time elapsed on the host
+host_inst_rate                                  79389                       # Simulator instruction rate (inst/s)
+host_op_rate                                    79372                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1217125                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 409468                       # Number of bytes of host memory used
+host_seconds                                     0.07                       # Real time elapsed on the host
 sim_insts                                        5327                       # Number of instructions simulated
 sim_ops                                          5327                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt
index ddd387c47..ad6f58618 100644
--- a/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/sparc/linux/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000031                       # Nu
 sim_ticks                                    30526500                       # Number of ticks simulated
 final_tick                                   30526500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 608531                       # Simulator instruction rate (inst/s)
-host_op_rate                                   607803                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             3479427932                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 249516                       # Number of bytes of host memory used
+host_inst_rate                                 398653                       # Simulator instruction rate (inst/s)
+host_op_rate                                   397863                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2276293986                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 245124                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5327                       # Number of instructions simulated
 sim_ops                                          5327                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
index 3c1544f1d..4713d8f7c 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000021                       # Nu
 sim_ticks                                    21273500                       # Number of ticks simulated
 final_tick                                   21273500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  70008                       # Simulator instruction rate (inst/s)
-host_op_rate                                   126817                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              276755373                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 271684                       # Number of bytes of host memory used
-host_seconds                                     0.08                       # Real time elapsed on the host
+host_inst_rate                                  54566                       # Simulator instruction rate (inst/s)
+host_op_rate                                    98846                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              215714601                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 266040                       # Number of bytes of host memory used
+host_seconds                                     0.10                       # Real time elapsed on the host
 sim_insts                                        5380                       # Number of instructions simulated
 sim_ops                                          9747                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
index c4292eb87..dcd77e088 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000006                       # Nu
 sim_ticks                                     5615000                       # Number of ticks simulated
 final_tick                                    5615000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  26569                       # Simulator instruction rate (inst/s)
-host_op_rate                                    48126                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               27718570                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 237032                       # Number of bytes of host memory used
-host_seconds                                     0.20                       # Real time elapsed on the host
+host_inst_rate                                 380560                       # Simulator instruction rate (inst/s)
+host_op_rate                                   688269                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              395838528                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 254256                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5381                       # Number of instructions simulated
 sim_ops                                          9748                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
index 06e819e18..bf06f8c45 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing-ruby/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000088                       # Nu
 sim_ticks                                       87948                       # Number of ticks simulated
 final_tick                                      87948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_inst_rate                                  28860                       # Simulator instruction rate (inst/s)
-host_op_rate                                    52275                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                                 471584                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 411784                       # Number of bytes of host memory used
-host_seconds                                     0.19                       # Real time elapsed on the host
+host_inst_rate                                  77426                       # Simulator instruction rate (inst/s)
+host_op_rate                                   140230                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                                1264887                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 428592                       # Number of bytes of host memory used
+host_seconds                                     0.07                       # Real time elapsed on the host
 sim_insts                                        5381                       # Number of instructions simulated
 sim_ops                                          9748                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
index b345a9c01..0e6d74be3 100644
--- a/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/x86/linux/simple-timing/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000031                       # Nu
 sim_ticks                                    30886500                       # Number of ticks simulated
 final_tick                                   30886500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 235920                       # Simulator instruction rate (inst/s)
-host_op_rate                                   427054                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1352150005                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 266824                       # Number of bytes of host memory used
+host_inst_rate                                 324268                       # Simulator instruction rate (inst/s)
+host_op_rate                                   586988                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             1858658321                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 262968                       # Number of bytes of host memory used
 host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        5381                       # Number of instructions simulated
 sim_ops                                          9748                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/stats.txt
index fcca5b721..458736244 100644
--- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/stats.txt
+++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing-mt/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000026                       # Nu
 sim_ticks                                    25580500                       # Number of ticks simulated
 final_tick                                   25580500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  85448                       # Simulator instruction rate (inst/s)
-host_op_rate                                    85436                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              171120344                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 253996                       # Number of bytes of host memory used
-host_seconds                                     0.15                       # Real time elapsed on the host
+host_inst_rate                                 119260                       # Simulator instruction rate (inst/s)
+host_op_rate                                   119247                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                              238851205                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 249876                       # Number of bytes of host memory used
+host_seconds                                     0.11                       # Real time elapsed on the host
 sim_insts                                       12770                       # Number of instructions simulated
 sim_ops                                         12770                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
index e76497684..e69de29bb 100644
--- a/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/o3-timing/stats.txt
@@ -1,947 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000029                       # Number of seconds simulated
-sim_ticks                                    28845500                       # Number of ticks simulated
-final_tick                                   28845500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  68981                       # Simulator instruction rate (inst/s)
-host_op_rate                                    68975                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              137812851                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 251992                       # Number of bytes of host memory used
-host_seconds                                     0.21                       # Real time elapsed on the host
-sim_insts                                       14436                       # Number of instructions simulated
-sim_ops                                         14436                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             23232                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              9408                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                32640                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        23232                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           23232                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                363                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                147                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   510                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst            805394256                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            326151393                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              1131545648                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst       805394256                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          805394256                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst           805394256                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           326151393                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total             1131545648                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                           511                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                         511                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                    32704                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                     32704                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 105                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                  28                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                  53                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                  27                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                  23                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                  32                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                  38                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                   7                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                   4                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                  2                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                 57                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                 31                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                 63                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                 41                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                        28814000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                     511                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                       298                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       149                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        51                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                         9                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples           75                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      412.160000                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     276.286075                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     342.271863                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127             13     17.33%     17.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255           18     24.00%     41.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           12     16.00%     57.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511            7      9.33%     66.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639            5      6.67%     73.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895            8     10.67%     84.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023            1      1.33%     85.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151           11     14.67%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total             75                       # Bytes accessed per row activation
-system.physmem.totQLat                        3584250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                  13165500                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                      2555000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                        7014.19                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  25764.19                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                        1133.76                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                     1133.76                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           8.86                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       8.86                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.55                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                        428                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   83.76                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                        56387.48                       # Average gap between requests
-system.physmem.pageHitRate                      83.76                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                     309960                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                     169125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                   2121600                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy                1525680                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy               15733710                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy                 369750                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy                 20229825                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              856.515480                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE         717750                       # Time in different power states
-system.physmem_0.memoryStateTime::REF          780000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT        27177750                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                     241920                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                     132000                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                   1396200                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy                1525680                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               15520815                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy                 556500                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy                 19373115                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              820.243027                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE        4073500                       # Time in different power states
-system.physmem_1.memoryStateTime::REF          780000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT        21995000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu.branchPred.lookups                   12618                       # Number of BP lookups
-system.cpu.branchPred.condPredicted              7653                       # Number of conditional branches predicted
-system.cpu.branchPred.condIncorrect              1475                       # Number of conditional branches incorrect
-system.cpu.branchPred.BTBLookups                 9458                       # Number of BTB lookups
-system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
-system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
-system.cpu.branchPred.usedRAS                     736                       # Number of times the RAS was used to get a target.
-system.cpu.branchPred.RASInCorrect                166                       # Number of incorrect RAS predictions.
-system.cpu.branchPred.indirectLookups            9458                       # Number of indirect predictor lookups.
-system.cpu.branchPred.indirectHits               1844                       # Number of indirect target hits.
-system.cpu.branchPred.indirectMisses             7614                       # Number of indirect misses.
-system.cpu.branchPredindirectMispredicted          897                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
-system.cpu.numCycles                            57692                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.fetch.icacheStallCycles              15531                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu.fetch.Insts                          59063                       # Number of instructions fetch has processed
-system.cpu.fetch.Branches                       12618                       # Number of branches that fetch encountered
-system.cpu.fetch.predictedBranches               2580                       # Number of branches that fetch has predicted taken
-system.cpu.fetch.Cycles                         17477                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles                    3145                       # Number of cycles fetch has spent squashing
-system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu.fetch.PendingTrapStallCycles          1084                       # Number of stall cycles due to pending traps
-system.cpu.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
-system.cpu.fetch.CacheLines                      7530                       # Number of cache lines fetched
-system.cpu.fetch.IcacheSquashes                   719                       # Number of outstanding Icache misses that were squashed
-system.cpu.fetch.rateDist::samples              35695                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::mean              1.654658                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::stdev             2.906598                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::0                    22943     64.28%     64.28% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::1                     4506     12.62%     76.90% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::2                      507      1.42%     78.32% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::3                      451      1.26%     79.58% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::4                      761      2.13%     81.71% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::5                      707      1.98%     83.70% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::6                      297      0.83%     84.53% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::7                      355      0.99%     85.52% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::8                     5168     14.48%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.rateDist::total                35695                       # Number of instructions fetched each cycle (Total)
-system.cpu.fetch.branchRate                  0.218713                       # Number of branch fetches per cycle
-system.cpu.fetch.rate                        1.023764                       # Number of inst fetches per cycle
-system.cpu.decode.IdleCycles                    12449                       # Number of cycles decode is idle
-system.cpu.decode.BlockedCycles                 12945                       # Number of cycles decode is blocked
-system.cpu.decode.RunCycles                      7933                       # Number of cycles decode is running
-system.cpu.decode.UnblockCycles                   796                       # Number of cycles decode is unblocking
-system.cpu.decode.SquashCycles                   1572                       # Number of cycles decode is squashing
-system.cpu.decode.DecodedInsts                  42061                       # Number of instructions handled by decode
-system.cpu.rename.SquashCycles                   1572                       # Number of cycles rename is squashing
-system.cpu.rename.IdleCycles                    13228                       # Number of cycles rename is idle
-system.cpu.rename.BlockCycles                    1813                       # Number of cycles rename is blocking
-system.cpu.rename.serializeStallCycles           9713                       # count of cycles rename stalled for serializing inst
-system.cpu.rename.RunCycles                      7918                       # Number of cycles rename is running
-system.cpu.rename.UnblockCycles                  1451                       # Number of cycles rename is unblocking
-system.cpu.rename.RenamedInsts                  37021                       # Number of instructions processed by rename
-system.cpu.rename.IQFullEvents                     10                       # Number of times rename has blocked due to IQ full
-system.cpu.rename.SQFullEvents                   1034                       # Number of times rename has blocked due to SQ full
-system.cpu.rename.RenamedOperands               31983                       # Number of destination operands rename has renamed
-system.cpu.rename.RenameLookups                 66431                       # Number of register rename lookups that rename has made
-system.cpu.rename.int_rename_lookups            54837                       # Number of integer rename lookups
-system.cpu.rename.CommittedMaps                 13819                       # Number of HB maps that are committed
-system.cpu.rename.UndoneMaps                    18164                       # Number of HB maps that are undone due to squashing
-system.cpu.rename.serializingInsts                796                       # count of serializing insts renamed
-system.cpu.rename.tempSerializingInsts            801                       # count of temporary serializing insts renamed
-system.cpu.rename.skidInsts                      4352                       # count of insts added to the skid buffer
-system.cpu.memDep0.insertedLoads                 4576                       # Number of loads inserted to the mem dependence unit.
-system.cpu.memDep0.insertedStores                2922                       # Number of stores inserted to the mem dependence unit.
-system.cpu.memDep0.conflictingLoads                15                       # Number of conflicting loads.
-system.cpu.memDep0.conflictingStores               11                       # Number of conflicting stores.
-system.cpu.iq.iqInstsAdded                      28829                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu.iq.iqNonSpecInstsAdded                 757                       # Number of non-speculative instructions added to the IQ
-system.cpu.iq.iqInstsIssued                     25362                       # Number of instructions issued
-system.cpu.iq.iqSquashedInstsIssued               117                       # Number of squashed instructions issued
-system.cpu.iq.iqSquashedInstsExamined           15150                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu.iq.iqSquashedOperandsExamined        11340                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu.iq.iqSquashedNonSpecRemoved            282                       # Number of squashed non-spec instructions that were removed
-system.cpu.iq.issued_per_cycle::samples         35695                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::mean         0.710520                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::stdev        1.505149                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::0               26438     74.07%     74.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::1                3266      9.15%     83.22% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::2                1617      4.53%     87.75% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::3                1544      4.33%     92.07% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::4                1236      3.46%     95.53% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::5                 754      2.11%     97.65% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::6                 464      1.30%     98.95% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::7                 276      0.77%     99.72% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::8                 100      0.28%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu.iq.issued_per_cycle::total           35695                       # Number of insts issued each cycle
-system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntAlu                     153     52.04%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntMult                      0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdAlu                      0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCmp                      0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.04% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemRead                     53     18.03%     70.07% # attempts to use FU when none available
-system.cpu.iq.fu_full::MemWrite                    88     29.93%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
-system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IntAlu                 18585     73.28%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::IntMult                    0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.28% # Type of FU issued
-system.cpu.iq.FU_type_0::MemRead                 4271     16.84%     90.12% # Type of FU issued
-system.cpu.iq.FU_type_0::MemWrite                2506      9.88%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
-system.cpu.iq.FU_type_0::total                  25362                       # Type of FU issued
-system.cpu.iq.rate                           0.439610                       # Inst issue rate
-system.cpu.iq.fu_busy_cnt                         294                       # FU busy when requested
-system.cpu.iq.fu_busy_rate                   0.011592                       # FU busy rate (busy events/executed inst)
-system.cpu.iq.int_inst_queue_reads              86830                       # Number of integer instruction queue reads
-system.cpu.iq.int_inst_queue_writes             44763                       # Number of integer instruction queue writes
-system.cpu.iq.int_inst_queue_wakeup_accesses        22607                       # Number of integer instruction queue wakeup accesses
-system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
-system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
-system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu.iq.int_alu_accesses                  25656                       # Number of integer alu accesses
-system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
-system.cpu.iew.lsq.thread0.forwLoads               33                       # Number of loads that had data forwarded from stores
-system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
-system.cpu.iew.lsq.thread0.squashedLoads         2351                       # Number of loads squashed
-system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
-system.cpu.iew.lsq.thread0.memOrderViolation           28                       # Number of memory ordering violations
-system.cpu.iew.lsq.thread0.squashedStores         1474                       # Number of stores squashed
-system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
-system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
-system.cpu.iew.lsq.thread0.cacheBlocked            26                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
-system.cpu.iew.iewSquashCycles                   1572                       # Number of cycles IEW is squashing
-system.cpu.iew.iewBlockCycles                    1846                       # Number of cycles IEW is blocking
-system.cpu.iew.iewUnblockCycles                    15                       # Number of cycles IEW is unblocking
-system.cpu.iew.iewDispatchedInsts               31165                       # Number of instructions dispatched to IQ
-system.cpu.iew.iewDispSquashedInsts               242                       # Number of squashed instructions skipped by dispatch
-system.cpu.iew.iewDispLoadInsts                  4576                       # Number of dispatched load instructions
-system.cpu.iew.iewDispStoreInsts                 2922                       # Number of dispatched store instructions
-system.cpu.iew.iewDispNonSpecInsts                757                       # Number of dispatched non-speculative instructions
-system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
-system.cpu.iew.iewLSQFullEvents                     4                       # Number of times the LSQ has become full, causing a stall
-system.cpu.iew.memOrderViolationEvents             28                       # Number of memory order violations
-system.cpu.iew.predictedTakenIncorrect            211                       # Number of branches that were predicted taken incorrectly
-system.cpu.iew.predictedNotTakenIncorrect         1623                       # Number of branches that were predicted not taken incorrectly
-system.cpu.iew.branchMispredicts                 1834                       # Number of branch mispredicts detected at execute
-system.cpu.iew.iewExecutedInsts                 23714                       # Number of executed instructions
-system.cpu.iew.iewExecLoadInsts                  3945                       # Number of load instructions executed
-system.cpu.iew.iewExecSquashedInsts              1648                       # Number of squashed instructions skipped in execute
-system.cpu.iew.exec_swp                             0                       # number of swp insts executed
-system.cpu.iew.exec_nop                          1579                       # number of nop insts executed
-system.cpu.iew.exec_refs                         6244                       # number of memory reference insts executed
-system.cpu.iew.exec_branches                     5021                       # Number of branches executed
-system.cpu.iew.exec_stores                       2299                       # Number of stores executed
-system.cpu.iew.exec_rate                     0.411045                       # Inst execution rate
-system.cpu.iew.wb_sent                          23102                       # cumulative count of insts sent to commit
-system.cpu.iew.wb_count                         22607                       # cumulative count of insts written-back
-system.cpu.iew.wb_producers                     10530                       # num instructions producing a value
-system.cpu.iew.wb_consumers                     13790                       # num instructions consuming a value
-system.cpu.iew.wb_rate                       0.391857                       # insts written-back per cycle
-system.cpu.iew.wb_fanout                     0.763597                       # average fanout of values written-back
-system.cpu.commit.commitSquashedInsts           15914                       # The number of squashed insts skipped by commit
-system.cpu.commit.commitNonSpecStalls             475                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu.commit.branchMispredicts              1475                       # The number of times a branch was mispredicted
-system.cpu.commit.committed_per_cycle::samples        32556                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::mean     0.465721                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::stdev     1.244675                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::0        25812     79.28%     79.28% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::1         3638     11.17%     90.46% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::2         1209      3.71%     94.17% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::3          603      1.85%     96.03% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::4          337      1.04%     97.06% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::5          302      0.93%     97.99% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::6          374      1.15%     99.14% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::7           53      0.16%     99.30% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::8          228      0.70%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu.commit.committed_per_cycle::total        32556                       # Number of insts commited each cycle
-system.cpu.commit.committedInsts                15162                       # Number of instructions committed
-system.cpu.commit.committedOps                  15162                       # Number of ops (including micro ops) committed
-system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
-system.cpu.commit.refs                           3673                       # Number of memory references committed
-system.cpu.commit.loads                          2225                       # Number of loads committed
-system.cpu.commit.membars                           0                       # Number of memory barriers committed
-system.cpu.commit.branches                       3358                       # Number of branches committed
-system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
-system.cpu.commit.int_insts                     12174                       # Number of committed integer instructions.
-system.cpu.commit.function_calls                  187                       # Number of function calls committed.
-system.cpu.commit.op_class_0::No_OpClass          726      4.79%      4.79% # Class of committed instruction
-system.cpu.commit.op_class_0::IntAlu            10763     70.99%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::IntMult               0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.77% # Class of committed instruction
-system.cpu.commit.op_class_0::MemRead            2225     14.67%     90.45% # Class of committed instruction
-system.cpu.commit.op_class_0::MemWrite           1448      9.55%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu.commit.op_class_0::total             15162                       # Class of committed instruction
-system.cpu.commit.bw_lim_events                   228                       # number cycles where commit BW limit reached
-system.cpu.rob.rob_reads                        62581                       # The number of ROB reads
-system.cpu.rob.rob_writes                       65380                       # The number of ROB writes
-system.cpu.timesIdled                             195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu.idleCycles                           21997                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu.committedInsts                       14436                       # Number of Instructions Simulated
-system.cpu.committedOps                         14436                       # Number of Ops (including micro ops) Simulated
-system.cpu.cpi                               3.996398                       # CPI: Cycles Per Instruction
-system.cpu.cpi_total                         3.996398                       # CPI: Total CPI of All Threads
-system.cpu.ipc                               0.250225                       # IPC: Instructions Per Cycle
-system.cpu.ipc_total                         0.250225                       # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads                    36850                       # number of integer regfile reads
-system.cpu.int_regfile_writes                   20548                       # number of integer regfile writes
-system.cpu.misc_regfile_reads                    8142                       # number of misc regfile reads
-system.cpu.misc_regfile_writes                    569                       # number of misc regfile writes
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse            99.867537                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                4648                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs               146                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             31.835616                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data    99.867537                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.024382                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.024382                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.035645                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses             10540                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses            10540                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data         3609                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total            3609                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data         1033                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total           1033                       # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data            6                       # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total               6                       # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data          4642                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total             4642                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data         4642                       # number of overall hits
-system.cpu.dcache.overall_hits::total            4642                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          140                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           140                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data          409                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total          409                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data          549                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            549                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data          549                       # number of overall misses
-system.cpu.dcache.overall_misses::total           549                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data      9339500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total      9339500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data     27134481                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total     27134481                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data     36473981                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total     36473981                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data     36473981                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total     36473981                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data         3749                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total         3749                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data         1442                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total         1442                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data            6                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data         5191                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total         5191                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data         5191                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total         5191                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.037343                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.037343                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.283634                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.283634                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.105760                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.105760                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.105760                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.105760                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66710.714286                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 66710.714286                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66343.474328                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 66343.474328                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 66437.123862                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 66437.123862                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 66437.123862                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 66437.123862                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs         1313                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs    57.086957                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data           75                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::cpu.data          326                       # number of WriteReq MSHR hits
-system.cpu.dcache.WriteReq_mshr_hits::total          326                       # number of WriteReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data          401                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total          401                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data          401                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total          401                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data           65                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data           83                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data          148                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total          148                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data          148                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total          148                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5108500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      5108500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      6578000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      6578000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11686500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total     11686500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11686500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total     11686500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.017338                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.017338                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.057559                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057559                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.028511                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.028511                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.028511                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.028511                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 78592.307692                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78592.307692                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79253.012048                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79253.012048                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78962.837838                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 78962.837838                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78962.837838                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 78962.837838                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse           206.414108                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs                6949                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               365                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs             19.038356                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   206.414108                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.100788                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.100788                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          365                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.178223                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses             15425                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses            15425                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst         6949                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total            6949                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst          6949                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total             6949                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst         6949                       # number of overall hits
-system.cpu.icache.overall_hits::total            6949                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          581                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           581                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          581                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            581                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          581                       # number of overall misses
-system.cpu.icache.overall_misses::total           581                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     40819000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     40819000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     40819000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     40819000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     40819000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     40819000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst         7530                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total         7530                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst         7530                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total         7530                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst         7530                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total         7530                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.077158                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.077158                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.077158                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.077158                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.077158                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.077158                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70256.454389                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 70256.454389                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 70256.454389                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 70256.454389                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 70256.454389                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 70256.454389                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs          190                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs           95                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_hits::cpu.inst          216                       # number of ReadReq MSHR hits
-system.cpu.icache.ReadReq_mshr_hits::total          216                       # number of ReadReq MSHR hits
-system.cpu.icache.demand_mshr_hits::cpu.inst          216                       # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_hits::total          216                       # number of demand (read+write) MSHR hits
-system.cpu.icache.overall_mshr_hits::cpu.inst          216                       # number of overall MSHR hits
-system.cpu.icache.overall_mshr_hits::total          216                       # number of overall MSHR hits
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          365                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          365                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          365                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          365                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          365                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          365                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     27746500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     27746500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     27746500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     27746500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     27746500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     27746500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.048473                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048473                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.048473                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.048473                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.048473                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.048473                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76017.808219                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76017.808219                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76017.808219                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 76017.808219                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76017.808219                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 76017.808219                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          240.923513                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  2                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              426                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.004695                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   205.773852                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data    35.149660                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.006280                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.001073                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.007352                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.013000                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             4613                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            4613                       # Number of data accesses
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst            2                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total            2                       # number of ReadCleanReq hits
-system.cpu.l2cache.demand_hits::cpu.inst            2                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total               2                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst            2                       # number of overall hits
-system.cpu.l2cache.overall_hits::total              2                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data           83                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total           83                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          363                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          363                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data           65                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total           65                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          363                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data          148                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           511                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          363                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data          148                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          511                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      6452500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      6452500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     27176000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     27176000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      5013500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      5013500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     27176000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data     11466000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     38642000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     27176000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data     11466000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     38642000                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data           83                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total           83                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          365                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          365                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data           65                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total           65                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          365                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data          148                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          513                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          365                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data          148                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          513                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.994521                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.994521                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.994521                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.996101                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.994521                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.996101                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77740.963855                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77740.963855                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74865.013774                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74865.013774                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77130.769231                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77130.769231                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74865.013774                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77472.972973                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 75620.352250                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74865.013774                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77472.972973                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 75620.352250                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data           83                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total           83                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          363                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          363                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data           65                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total           65                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          363                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data          148                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          511                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          363                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data          148                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          511                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      5622500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      5622500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     23546000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     23546000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      4383500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      4383500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     23546000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     10006000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     33552000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     23546000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     10006000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     33552000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.994521                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.994521                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.994521                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.996101                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.994521                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.996101                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67740.963855                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67740.963855                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64865.013774                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64865.013774                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67438.461538                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67438.461538                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64865.013774                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67608.108108                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65659.491194                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64865.013774                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67608.108108                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65659.491194                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          513                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp           428                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq           83                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp           83                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          365                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq           65                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          730                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          294                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total              1024                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        23360                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         9344                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              32704                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples          513                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.003899                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.062378                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                511     99.61%     99.61% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  2      0.39%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            513                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         256500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        547500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          1.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        219000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.8                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp                426                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                83                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               83                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           428                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         1020                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   1020                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        32576                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   32576                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples               511                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     511    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 511                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              623500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            2694000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt
index af8e6136b..e69de29bb 100644
--- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-atomic/stats.txt
@@ -1,124 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000008                       # Number of seconds simulated
-sim_ticks                                     7612000                       # Number of ticks simulated
-final_tick                                    7612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  20450                       # Simulator instruction rate (inst/s)
-host_op_rate                                    20449                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               10266040                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 218684                       # Number of bytes of host memory used
-host_seconds                                     0.74                       # Real time elapsed on the host
-sim_insts                                       15162                       # Number of instructions simulated
-sim_ops                                         15162                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             60828                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data             11342                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                72170                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        60828                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           60828                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data           9042                       # Number of bytes written to this memory
-system.physmem.bytes_written::total              9042                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst              15207                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2225                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 17432                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data              1442                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                 1442                       # Number of write requests responded to by this memory
-system.physmem.num_other::cpu.data                  6                       # Number of other requests responded to by this memory
-system.physmem.num_other::total                     6                       # Number of other requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7991066737                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1490015765                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              9481082501                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7991066737                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7991066737                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1187861272                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1187861272                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7991066737                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          2677877036                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            10668943773                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
-system.cpu.numCycles                            15225                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                       15162                       # Number of instructions committed
-system.cpu.committedOps                         15162                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                 12219                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                         385                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts         2434                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                        12219                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads               29037                       # number of times the integer registers were read
-system.cpu.num_int_register_writes              13819                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                          3683                       # number of memory refs
-system.cpu.num_load_insts                        2231                       # Number of load instructions
-system.cpu.num_store_insts                       1452                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               15224.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                              3363                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   726      4.77%      4.77% # Class of executed instruction
-system.cpu.op_class::IntAlu                     10798     71.01%     75.78% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::MemRead                     2231     14.67%     90.45% # Class of executed instruction
-system.cpu.op_class::MemWrite                    1452      9.55%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                      15207                       # Class of executed instruction
-system.membus.trans_dist::ReadReq               17432                       # Transaction distribution
-system.membus.trans_dist::ReadResp              17432                       # Transaction distribution
-system.membus.trans_dist::WriteReq               1442                       # Transaction distribution
-system.membus.trans_dist::WriteResp              1442                       # Transaction distribution
-system.membus.trans_dist::SwapReq                   6                       # Transaction distribution
-system.membus.trans_dist::SwapResp                  6                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port        30414                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port         7346                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  37760                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port        60828                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port        20442                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   81270                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             18880                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.805456                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.395860                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3673     19.45%     19.45% # Request fanout histogram
-system.membus.snoop_fanout::1                   15207     80.55%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total               18880                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt
index 457c52bd3..e69de29bb 100644
--- a/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/quick/se/02.insttest/ref/sparc/linux/simple-timing/stats.txt
@@ -1,474 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000044                       # Number of seconds simulated
-sim_ticks                                    44282500                       # Number of ticks simulated
-final_tick                                   44282500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 298703                       # Simulator instruction rate (inst/s)
-host_op_rate                                   298583                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              871748609                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 249440                       # Number of bytes of host memory used
-host_seconds                                     0.05                       # Real time elapsed on the host
-sim_insts                                       15162                       # Number of instructions simulated
-sim_ops                                         15162                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             17792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data              8832                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                26624                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        17792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           17792                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                278                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                138                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   416                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst            401784000                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data            199446734                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               601230734                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst       401784000                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          401784000                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst           401784000                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data           199446734                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              601230734                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
-system.cpu.numCycles                            88565                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                       15162                       # Number of instructions committed
-system.cpu.committedOps                         15162                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                 12219                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
-system.cpu.num_func_calls                         385                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts         2434                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                        12219                       # number of integer instructions
-system.cpu.num_fp_insts                             0                       # number of float instructions
-system.cpu.num_int_register_reads               29037                       # number of times the integer registers were read
-system.cpu.num_int_register_writes              13818                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
-system.cpu.num_mem_refs                          3683                       # number of memory refs
-system.cpu.num_load_insts                        2231                       # Number of load instructions
-system.cpu.num_store_insts                       1452                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               88564.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                              3363                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                   726      4.77%      4.77% # Class of executed instruction
-system.cpu.op_class::IntAlu                     10798     71.01%     75.78% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.78% # Class of executed instruction
-system.cpu.op_class::MemRead                     2231     14.67%     90.45% # Class of executed instruction
-system.cpu.op_class::MemWrite                    1452      9.55%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                      15207                       # Class of executed instruction
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse            97.148649                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs                3535                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs               138                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             25.615942                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data    97.148649                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.023718                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.023718                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          138                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.033691                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses              7484                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses             7484                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data         2172                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total            2172                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data         1357                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total           1357                       # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data            6                       # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total               6                       # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data          3529                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total             3529                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data         3529                       # number of overall hits
-system.cpu.dcache.overall_hits::total            3529                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data           53                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total            53                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data           85                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total           85                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data          138                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            138                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data          138                       # number of overall misses
-system.cpu.dcache.overall_misses::total           138                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data      3286000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total      3286000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data      5270000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      5270000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data      8556000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total      8556000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data      8556000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total      8556000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data         2225                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total         2225                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data         1442                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total         1442                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data            6                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total            6                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data         3667                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total         3667                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data         3667                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total         3667                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.023820                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.023820                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058946                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.058946                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.037633                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.037633                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.037633                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.037633                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        62000                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total        62000                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        62000                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total        62000                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data        62000                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total        62000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data        62000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total        62000                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data           53                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data           85                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total           85                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data          138                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total          138                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data          138                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total          138                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      3233000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total      3233000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      5185000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      5185000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8418000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total      8418000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8418000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total      8418000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.023820                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023820                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.058946                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058946                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037633                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.037633                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.037633                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.037633                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        61000                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        61000                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        61000                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        61000                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        61000                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        61000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse           151.748662                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs               14928                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs             53.314286                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   151.748662                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.074096                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.074096                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.136719                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses             30696                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses            30696                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst        14928                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total           14928                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst         14928                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total            14928                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst        14928                       # number of overall hits
-system.cpu.icache.overall_hits::total           14928                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          280                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           280                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          280                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            280                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          280                       # number of overall misses
-system.cpu.icache.overall_misses::total           280                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     17264500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     17264500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     17264500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     17264500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     17264500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     17264500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst        15208                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total        15208                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst        15208                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total        15208                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst        15208                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total        15208                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.018411                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.018411                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.018411                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.018411                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.018411                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.018411                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 61658.928571                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 61658.928571                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 61658.928571                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 61658.928571                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 61658.928571                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 61658.928571                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          280                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          280                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          280                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          280                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          280                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     16984500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     16984500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     16984500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     16984500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     16984500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     16984500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018411                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018411                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018411                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.018411                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018411                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.018411                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 60658.928571                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60658.928571                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 60658.928571                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 60658.928571                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 60658.928571                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 60658.928571                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          182.297739                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  2                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              331                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.006042                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   151.068800                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data    31.228940                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.004610                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.000953                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.005563                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.010101                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             3760                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            3760                       # Number of data accesses
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst            2                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total            2                       # number of ReadCleanReq hits
-system.cpu.l2cache.demand_hits::cpu.inst            2                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total               2                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst            2                       # number of overall hits
-system.cpu.l2cache.overall_hits::total              2                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data           85                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total           85                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          278                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          278                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data           53                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total           53                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          278                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data          138                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           416                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          278                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data          138                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          416                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      5057500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      5057500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     16541500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     16541500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data      3153500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total      3153500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     16541500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data      8211000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     24752500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     16541500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data      8211000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     24752500                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data           85                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total           85                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          280                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          280                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data           53                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total           53                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          280                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data          138                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          418                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          280                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data          138                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          418                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.992857                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.992857                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.992857                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.995215                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.992857                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.995215                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59501.798561                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59501.798561                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59501.798561                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59501.201923                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59501.798561                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59501.201923                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data           85                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total           85                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          278                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          278                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data           53                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total           53                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          278                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data          138                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          416                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          278                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data          138                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          416                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      4207500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      4207500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     13761500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     13761500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      2623500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total      2623500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     13761500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data      6831000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     20592500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     13761500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data      6831000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     20592500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.992857                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.992857                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.992857                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.995215                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.992857                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.995215                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49501.798561                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49501.798561                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49501.798561                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49501.201923                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49501.798561                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49501.201923                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          418                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp           333                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq           85                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp           85                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          280                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq           53                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          560                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          276                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total               836                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        17920                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         8832                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              26752                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples          418                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.004785                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.069088                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                416     99.52%     99.52% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  2      0.48%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            418                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         209000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.5                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        420000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.9                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        207000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.5                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp                331                       # Transaction distribution
-system.membus.trans_dist::ReadExReq                85                       # Transaction distribution
-system.membus.trans_dist::ReadExResp               85                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           331                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port          832                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                    832                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        26624                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   26624                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples               416                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     416    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 416                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              416500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            2080000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-simple/stats.txt
index 1b652ed70..3711ab70b 100644
--- a/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-simple/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000405                       # Nu
 sim_ticks                                   405365000                       # Number of ticks simulated
 final_tick                                  405365000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  83628                       # Simulator instruction rate (inst/s)
-host_op_rate                                    83610                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5251060650                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 610048                       # Number of bytes of host memory used
-host_seconds                                     0.08                       # Real time elapsed on the host
+host_inst_rate                                 217578                       # Simulator instruction rate (inst/s)
+host_op_rate                                   217432                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            13650898473                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 630716                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        6453                       # Number of instructions simulated
 sim_ops                                          6453                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-two-level/stats.txt
index 3c13d46b0..57afd555e 100644
--- a/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-two-level/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/alpha/linux/learning-gem5-p1-two-level/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000061                       # Nu
 sim_ticks                                    61470000                       # Number of ticks simulated
 final_tick                                   61470000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 583425                       # Simulator instruction rate (inst/s)
-host_op_rate                                   580281                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5518802940                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 637904                       # Number of bytes of host memory used
+host_inst_rate                                 556042                       # Simulator instruction rate (inst/s)
+host_op_rate                                   555477                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             5286056763                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 634812                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        6453                       # Number of instructions simulated
 sim_ops                                          6453                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-simple/stats.txt
index 5a6464d85..6a638c326 100644
--- a/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-simple/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000326                       # Nu
 sim_ticks                                   325849000                       # Number of ticks simulated
 final_tick                                  325849000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  67062                       # Simulator instruction rate (inst/s)
-host_op_rate                                    77548                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             4377845869                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 629736                       # Number of bytes of host memory used
-host_seconds                                     0.07                       # Real time elapsed on the host
+host_inst_rate                                 156546                       # Simulator instruction rate (inst/s)
+host_op_rate                                   180975                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            10214317316                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 647364                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        4988                       # Number of instructions simulated
 sim_ops                                          5770                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-two-level/stats.txt
index 60d51d141..1fca855be 100644
--- a/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-two-level/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/arm/linux/learning-gem5-p1-two-level/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000050                       # Nu
 sim_ticks                                    49855000                       # Number of ticks simulated
 final_tick                                   49855000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 523400                       # Simulator instruction rate (inst/s)
-host_op_rate                                   604831                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5220928914                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 655332                       # Number of bytes of host memory used
+host_inst_rate                                 388067                       # Simulator instruction rate (inst/s)
+host_op_rate                                   448196                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             3866626926                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 651460                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        4988                       # Number of instructions simulated
 sim_ops                                          5770                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
index 4088c6bf9..9cc36ad4e 100644
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-simple/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000369                       # Nu
 sim_ticks                                   368887000                       # Number of ticks simulated
 final_tick                                  368887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  25687                       # Simulator instruction rate (inst/s)
-host_op_rate                                    25686                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1679592961                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 607900                       # Number of bytes of host memory used
-host_seconds                                     0.22                       # Real time elapsed on the host
+host_inst_rate                                 294016                       # Simulator instruction rate (inst/s)
+host_op_rate                                   293668                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            19182713753                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 628676                       # Number of bytes of host memory used
+host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        5641                       # Number of instructions simulated
 sim_ops                                          5641                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-two-level/stats.txt
index 2c65c222a..f4dfddbc8 100644
--- a/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-two-level/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/mips/linux/learning-gem5-p1-two-level/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000059                       # Nu
 sim_ticks                                    58892000                       # Number of ticks simulated
 final_tick                                   58892000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 350541                       # Simulator instruction rate (inst/s)
-host_op_rate                                   350101                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             3650563038                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 636120                       # Number of bytes of host memory used
-host_seconds                                     0.02                       # Real time elapsed on the host
+host_inst_rate                                 509573                       # Simulator instruction rate (inst/s)
+host_op_rate                                   509069                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             5309891860                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 632772                       # Number of bytes of host memory used
+host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5641                       # Number of instructions simulated
 sim_ops                                          5641                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt
index 05b70a5db..aae0960f1 100644
--- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-simple/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000333                       # Nu
 sim_ticks                                   333033000                       # Number of ticks simulated
 final_tick                                  333033000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  75807                       # Simulator instruction rate (inst/s)
-host_op_rate                                    75776                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             4546866876                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 611808                       # Number of bytes of host memory used
-host_seconds                                     0.07                       # Real time elapsed on the host
+host_inst_rate                                 348800                       # Simulator instruction rate (inst/s)
+host_op_rate                                   348537                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            20908249754                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 629116                       # Number of bytes of host memory used
+host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        5548                       # Number of instructions simulated
 sim_ops                                          5548                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt
index 718f7b51e..f9225f3bc 100644
--- a/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/sparc/linux/learning-gem5-p1-two-level/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000053                       # Nu
 sim_ticks                                    53334000                       # Number of ticks simulated
 final_tick                                   53334000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 388058                       # Simulator instruction rate (inst/s)
-host_op_rate                                   387570                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             3721714769                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 636836                       # Number of bytes of host memory used
+host_inst_rate                                 429905                       # Simulator instruction rate (inst/s)
+host_op_rate                                   429380                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             4122052129                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 633208                       # Number of bytes of host memory used
 host_seconds                                     0.01                       # Real time elapsed on the host
 sim_insts                                        5548                       # Number of instructions simulated
 sim_ops                                          5548                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-simple/stats.txt b/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-simple/stats.txt
index f579e14d0..f88f09a70 100644
--- a/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-simple/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-simple/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000445                       # Nu
 sim_ticks                                   445082000                       # Number of ticks simulated
 final_tick                                  445082000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  66069                       # Simulator instruction rate (inst/s)
-host_op_rate                                   119271                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             5145784728                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 629884                       # Number of bytes of host memory used
-host_seconds                                     0.09                       # Real time elapsed on the host
+host_inst_rate                                 211115                       # Simulator instruction rate (inst/s)
+host_op_rate                                   380995                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                            16432986499                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 647212                       # Number of bytes of host memory used
+host_seconds                                     0.03                       # Real time elapsed on the host
 sim_insts                                        5712                       # Number of instructions simulated
 sim_ops                                         10314                       # Number of ops (including micro ops) simulated
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
diff --git a/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-two-level/stats.txt b/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-two-level/stats.txt
index e0706d7d4..78bfc0a03 100644
--- a/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-two-level/stats.txt
+++ b/tests/quick/se/03.learning-gem5/ref/x86/linux/learning-gem5-p1-two-level/stats.txt
@@ -4,10 +4,10 @@ sim_seconds                                  0.000056                       # Nu
 sim_ticks                                    55844000                       # Number of ticks simulated
 final_tick                                   55844000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 250477                       # Simulator instruction rate (inst/s)
-host_op_rate                                   451948                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             2445398371                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 655164                       # Number of bytes of host memory used
+host_inst_rate                                 299396                       # Simulator instruction rate (inst/s)
+host_op_rate                                   540174                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             2922543083                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 651308                       # Number of bytes of host memory used
 host_seconds                                     0.02                       # Real time elapsed on the host
 sim_insts                                        5712                       # Number of instructions simulated
 sim_ops                                         10314                       # Number of ops (including micro ops) simulated
diff --git a/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU_RfO/stats.txt b/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU_RfO/stats.txt
index 092f1ac37..1711c0a9f 100644
--- a/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU_RfO/stats.txt
+++ b/tests/quick/se/04.gpu/ref/x86/linux/gpu-ruby-GPU_RfO/stats.txt
@@ -4,11 +4,11 @@ sim_seconds                                  0.000663                       # Nu
 sim_ticks                                   663454500                       # Number of ticks simulated
 final_tick                                  663454500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                  97803                       # Simulator instruction rate (inst/s)
-host_op_rate                                   201121                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              968968514                       # Simulator tick rate (ticks/s)
-host_mem_usage                                1290208                       # Number of bytes of host memory used
-host_seconds                                     0.68                       # Real time elapsed on the host
+host_inst_rate                                 153021                       # Simulator instruction rate (inst/s)
+host_op_rate                                   314663                       # Simulator op (including micro ops) rate (op/s)
+host_tick_rate                             1515963159                       # Simulator tick rate (ticks/s)
+host_mem_usage                                1308268                       # Number of bytes of host memory used
+host_seconds                                     0.44                       # Real time elapsed on the host
 sim_insts                                       66963                       # Number of instructions simulated
 sim_ops                                        137705                       # Number of ops (including micro ops) simulated
 system.voltage_domain.voltage                       1                       # Voltage in Volts
diff --git a/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
index f57e8a542..e69de29bb 100644
--- a/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.054141                       # Number of seconds simulated
-sim_ticks                                 54141000500                       # Number of ticks simulated
-final_tick                                54141000500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 763855                       # Simulator instruction rate (inst/s)
-host_op_rate                                   767659                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              456454296                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 371948                       # Number of bytes of host memory used
-host_seconds                                   118.61                       # Real time elapsed on the host
-sim_insts                                    90602408                       # Number of instructions simulated
-sim_ops                                      91053639                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         431323084                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          90016598                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            521339682                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    431323084                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       431323084                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       18908138                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          18908138                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          107830771                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           22461532                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             130292303                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data           4738868                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              4738868                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7966662604                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1662632703                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              9629295306                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7966662604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7966662604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           349238799                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              349238799                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7966662604                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          2011871502                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total             9978534106                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  442                       # Number of system calls
-system.cpu.numCycles                        108282002                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    90602408                       # Number of instructions committed
-system.cpu.committedOps                      91053639                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              72326352                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     48                       # Number of float alu accesses
-system.cpu.num_func_calls                      112245                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     15520157                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     72326352                       # number of integer instructions
-system.cpu.num_fp_insts                            48                       # number of float instructions
-system.cpu.num_int_register_reads           124257699                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52782988                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   54                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  30                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            271814243                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            53956115                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      27220755                       # number of memory refs
-system.cpu.num_load_insts                    22475911                       # Number of load instructions
-system.cpu.num_store_insts                    4744844                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               108282001.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          18732305                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                  63822829     70.09%     70.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    10474      0.01%     70.10% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   6      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                 15      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               2      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::MemRead                 22475911     24.68%     94.79% # Class of executed instruction
-system.cpu.op_class::MemWrite                 4744844      5.21%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91054081                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           130287906                       # Transaction distribution
-system.membus.trans_dist::ReadResp          130291793                       # Transaction distribution
-system.membus.trans_dist::WriteReq            4734981                       # Transaction distribution
-system.membus.trans_dist::WriteResp           4734981                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq               510                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp              510                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq          3887                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq           3887                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp          3887                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    215661542                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     54400800                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              270062342                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    431323084                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    108924736                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               540247820                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         135031171                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.798562                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.401074                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                27200400     20.14%     20.14% # Request fanout histogram
-system.membus.snoop_fanout::1               107830771     79.86%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           135031171                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
index 93c64ae72..e69de29bb 100644
--- a/tests/quick/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
@@ -1,648 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.147149                       # Number of seconds simulated
-sim_ticks                                147148719500                       # Number of ticks simulated
-final_tick                               147148719500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1067474                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1072778                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1734188097                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 402040                       # Number of bytes of host memory used
-host_seconds                                    84.85                       # Real time elapsed on the host
-sim_insts                                    90576862                       # Number of instructions simulated
-sim_ops                                      91026991                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             36928                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            944832                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               981760                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        36928                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           36928                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                577                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data              14763                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                 15340                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               250957                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              6420933                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 6671890                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          250957                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             250957                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              250957                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             6420933                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                6671890                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  442                       # Number of system calls
-system.cpu.numCycles                        294297439                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    90576862                       # Number of instructions committed
-system.cpu.committedOps                      91026991                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              72326352                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     48                       # Number of float alu accesses
-system.cpu.num_func_calls                      112245                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     15520157                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     72326352                       # number of integer instructions
-system.cpu.num_fp_insts                            48                       # number of float instructions
-system.cpu.num_int_register_reads           124237033                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52782988                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   54                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  30                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            339191621                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            53956115                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      27220755                       # number of memory refs
-system.cpu.num_load_insts                    22475911                       # Number of load instructions
-system.cpu.num_store_insts                    4744844                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               294297438.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          18732305                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                  63822829     70.09%     70.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    10474      0.01%     70.10% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   6      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                 15      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               2      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.10% # Class of executed instruction
-system.cpu.op_class::MemRead                 22475911     24.68%     94.79% # Class of executed instruction
-system.cpu.op_class::MemWrite                 4744844      5.21%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91054081                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            942702                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          3565.478025                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26253601                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            946798                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs             27.728830                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle       54453325500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  3565.478025                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.870478                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.870478                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1         1357                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         2563                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          55347598                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         55347598                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     21556948                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        21556948                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      4688372                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        4688372                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          507                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           507                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data         3887                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total         3887                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data         3887                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total         3887                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      26245320                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26245320                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26245827                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26245827                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data       900187                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total        900187                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data        46609                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total        46609                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            3                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       946796                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         946796                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       946799                       # number of overall misses
-system.cpu.dcache.overall_misses::total        946799                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data  11713009000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total  11713009000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   1319019500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   1319019500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  13032028500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  13032028500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  13032028500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  13032028500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22457135                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22457135                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      4734981                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          510                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          510                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total         3887                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total         3887                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     27192116                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     27192116                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     27192626                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     27192626                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.040085                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.040085                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009844                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.009844                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.005882                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.005882                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.034819                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.034819                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.034818                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.034818                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13011.750892                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 13011.750892                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28299.673883                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 28299.673883                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 13764.346808                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 13764.346808                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 13764.303194                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 13764.303194                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       942334                       # number of writebacks
-system.cpu.dcache.writebacks::total            942334                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data       900186                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total       900186                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data        46609                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total        46609                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       946795                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       946795                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       946798                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       946798                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  10812776000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total  10812776000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1272410500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   1272410500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data       134000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       134000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  12085186500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  12085186500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  12085320500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  12085320500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.040085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040085                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009844                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009844                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.005882                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005882                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034819                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.034819                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034818                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.034818                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12011.713135                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12011.713135                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27299.673883                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27299.673883                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 44666.666667                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 44666.666667                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12764.311704                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 12764.311704                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12764.412789                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 12764.412789                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 2                       # number of replacements
-system.cpu.icache.tags.tagsinuse           510.111710                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           107830173                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               599                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          180016.983306                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   510.111710                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.249078                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.249078                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          597                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          552                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.291504                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         215662143                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        215662143                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    107830173                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       107830173                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     107830173                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        107830173                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    107830173                       # number of overall hits
-system.cpu.icache.overall_hits::total       107830173                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          599                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           599                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          599                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            599                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          599                       # number of overall misses
-system.cpu.icache.overall_misses::total           599                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     36093000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     36093000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     36093000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     36093000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     36093000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     36093000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    107830772                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    107830772                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    107830772                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    107830772                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    107830772                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    107830772                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60255.425710                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 60255.425710                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 60255.425710                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 60255.425710                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 60255.425710                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 60255.425710                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks            2                       # number of writebacks
-system.cpu.icache.writebacks::total                 2                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          599                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          599                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          599                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          599                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          599                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          599                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     35494000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     35494000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     35494000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     35494000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     35494000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     35494000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59255.425710                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59255.425710                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59255.425710                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 59255.425710                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59255.425710                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 59255.425710                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         9564.658425                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs            1827433                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs            15323                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs           119.260784                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks  8876.269803                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   494.164592                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   194.224030                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.270882                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.015081                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.005927                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.291890                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        15323                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1473                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4        13704                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.467621                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses         15181828                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses        15181828                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       942334                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       942334                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks            1                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total            1                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        32061                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        32061                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst           22                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total           22                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data       899974                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total       899974                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst           22                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data       932035                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          932057                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst           22                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data       932035                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         932057                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data        14548                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total        14548                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          577                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          577                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          215                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          215                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          577                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data        14763                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total         15340                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          577                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data        14763                       # number of overall misses
-system.cpu.l2cache.overall_misses::total        15340                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    865856500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    865856500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     34343500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     34343500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     12794500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     12794500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     34343500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    878651000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    912994500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     34343500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    878651000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    912994500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       942334                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       942334                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total            1                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data        46609                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total        46609                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          599                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          599                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data       900189                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total       900189                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          599                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       946798                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       947397                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          599                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       946798                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       947397                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.312129                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.312129                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.963272                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.963272                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.000239                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.000239                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.963272                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.015593                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.016192                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.963272                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.015593                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.016192                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59517.218862                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59517.218862                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59520.797227                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59520.797227                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59509.302326                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59509.302326                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59520.797227                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59517.103570                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59517.242503                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59520.797227                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59517.103570                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59517.242503                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data        14548                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total        14548                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          577                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          577                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          215                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          215                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          577                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data        14763                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total        15340                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          577                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data        14763                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total        15340                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data    720376500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    720376500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     28573500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     28573500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     10644500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     10644500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     28573500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    731021000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    759594500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     28573500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    731021000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    759594500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.312129                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.312129                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.963272                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.963272                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.000239                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000239                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.963272                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.015593                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.016192                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.963272                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.015593                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.016192                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49517.218862                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49517.218862                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49520.797227                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49520.797227                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49509.302326                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49509.302326                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49520.797227                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49517.103570                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49517.242503                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49520.797227                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49517.103570                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49517.242503                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests      1890101                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       942715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests          114                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        900788                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       942334                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean            2                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict          368                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq        46609                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp        46609                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          599                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq       900189                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         1200                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      2836298                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           2837498                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        38464                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    120904448                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total          120942912                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       947397                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000132                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.011486                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             947272     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                125      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         947397                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy     1887386500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        898500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy    1420197000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          1.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp                792                       # Transaction distribution
-system.membus.trans_dist::ReadExReq             14548                       # Transaction distribution
-system.membus.trans_dist::ReadExResp            14548                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           792                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        30680                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  30680                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       981760                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  981760                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples             15340                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                   15340    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total               15340                       # Request fanout histogram
-system.membus.reqLayer0.occupancy            15604500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           76700000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
index b85047da6..e69de29bb 100644
--- a/tests/quick/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
@@ -1,124 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.122216                       # Number of seconds simulated
-sim_ticks                                122215823500                       # Number of ticks simulated
-final_tick                               122215823500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1145191                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1145238                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              574019671                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 353116                       # Number of bytes of host memory used
-host_seconds                                   212.91                       # Real time elapsed on the host
-sim_insts                                   243825150                       # Number of instructions simulated
-sim_ops                                     243835265                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         977685992                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         328674008                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           1306360000                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    977685992                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       977685992                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       91606089                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          91606089                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          244421498                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           82220433                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             326641931                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          22901951                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             22901951                       # Number of write requests responded to by this memory
-system.physmem.num_other::cpu.data               3886                       # Number of other requests responded to by this memory
-system.physmem.num_other::total                  3886                       # Number of other requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999667834                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2689291768                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10688959601                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999667834                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999667834                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           749543606                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              749543606                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999667834                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3438835373                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11438503207                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  443                       # Number of system calls
-system.cpu.numCycles                        244431648                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   243825150                       # Number of instructions committed
-system.cpu.committedOps                     243835265                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             194726494                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                  11630                       # Number of float alu accesses
-system.cpu.num_func_calls                     4252956                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     18619959                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    194726494                       # number of integer instructions
-system.cpu.num_fp_insts                         11630                       # number of float instructions
-system.cpu.num_int_register_reads           456818988                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          215451554                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                23256                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  90                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     105711441                       # number of memory refs
-system.cpu.num_load_insts                    82803521                       # Number of load instructions
-system.cpu.num_store_insts                   22907920                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               244431647.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          29302884                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              28877736     11.81%     11.81% # Class of executed instruction
-system.cpu.op_class::IntAlu                 109842388     44.94%     56.75% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      42      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.75% # Class of executed instruction
-system.cpu.op_class::MemRead                 82803527     33.88%     90.63% # Class of executed instruction
-system.cpu.op_class::MemWrite                22907920      9.37%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  244431613                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           326641931                       # Transaction distribution
-system.membus.trans_dist::ReadResp          326641931                       # Transaction distribution
-system.membus.trans_dist::WriteReq           22901951                       # Transaction distribution
-system.membus.trans_dist::WriteResp          22901951                       # Transaction distribution
-system.membus.trans_dist::SwapReq                3886                       # Transaction distribution
-system.membus.trans_dist::SwapResp               3886                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    488842996                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    210252540                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              699095536                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    977685992                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    420311185                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              1397997177                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         349547768                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.699251                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.458584                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               105126270     30.07%     30.07% # Request fanout histogram
-system.membus.snoop_fanout::1               244421498     69.93%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           349547768                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
index 98c94dc36..e69de29bb 100644
--- a/tests/quick/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
@@ -1,127 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.168950                       # Number of seconds simulated
-sim_ticks                                168950040000                       # Number of ticks simulated
-final_tick                               168950040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 537919                       # Simulator instruction rate (inst/s)
-host_op_rate                                   947189                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              575240737                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 379572                       # Number of bytes of host memory used
-host_seconds                                   293.70                       # Real time elapsed on the host
-sim_insts                                   157988548                       # Number of instructions simulated
-sim_ops                                     278192465                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        1741569312                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         717246013                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           2458815325                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   1741569312                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      1741569312                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      243173117                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         243173117                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          217696164                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           90779447                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             308475611                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          31439752                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             31439752                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst          10308191179                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           4245314254                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             14553505433                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst     10308191179                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total        10308191179                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1439319677                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1439319677                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst         10308191179                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5684633931                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            15992825110                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  444                       # Number of system calls
-system.cpu.numCycles                        337900081                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   157988548                       # Number of instructions committed
-system.cpu.committedOps                     278192465                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             278169482                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     40                       # Number of float alu accesses
-system.cpu.num_func_calls                     8475189                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     18628007                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    278169482                       # number of integer instructions
-system.cpu.num_fp_insts                            40                       # number of float instructions
-system.cpu.num_int_register_reads           635379407                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          217447860                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   40                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  26                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            104140596                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            61764861                       # number of times the CC registers were written
-system.cpu.num_mem_refs                     122219137                       # number of memory refs
-system.cpu.num_load_insts                    90779385                       # Number of load instructions
-system.cpu.num_store_insts                   31439752                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               337900080.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          29309705                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                 16695      0.01%      0.01% # Class of executed instruction
-system.cpu.op_class::IntAlu                 155945354     56.06%     56.06% # Class of executed instruction
-system.cpu.op_class::IntMult                    10938      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::IntDiv                       329      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      12      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     56.07% # Class of executed instruction
-system.cpu.op_class::MemRead                 90779385     32.63%     88.70% # Class of executed instruction
-system.cpu.op_class::MemWrite                31439752     11.30%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  278192465                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           308475611                       # Transaction distribution
-system.membus.trans_dist::ReadResp          308475611                       # Transaction distribution
-system.membus.trans_dist::WriteReq           31439752                       # Transaction distribution
-system.membus.trans_dist::WriteResp          31439752                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    435392328                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::total    435392328                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    244438398                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::total    244438398                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              679830726                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   1741569312                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::total   1741569312                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    960419130                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::total    960419130                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              2701988442                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         339915363                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.640442                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.479871                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               122219199     35.96%     35.96% # Request fanout histogram
-system.membus.snoop_fanout::1               217696164     64.04%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           339915363                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
index 850ec8600..e69de29bb 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000250                       # Number of seconds simulated
-sim_ticks                                   250015500                       # Number of ticks simulated
-final_tick                                  250015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1181428                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1181354                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              590676886                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 220296                       # Number of bytes of host memory used
-host_seconds                                     0.42                       # Real time elapsed on the host
-sim_insts                                      500001                       # Number of instructions simulated
-sim_ops                                        500001                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst           2000076                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            872600                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              2872676                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst      2000076                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total         2000076                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data         417562                       # Number of bytes written to this memory
-system.physmem.bytes_written::total            417562                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst             500019                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             124435                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                624454                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data             56340                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                56340                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999808012                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           3490183609                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             11489991621                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999808012                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999808012                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1670144451                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1670144451                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999808012                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5160328060                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13160136072                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                       124435                       # DTB read hits
-system.cpu.dtb.read_misses                          8                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
-system.cpu.dtb.write_hits                       56340                       # DTB write hits
-system.cpu.dtb.write_misses                        10                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
-system.cpu.dtb.data_hits                       180775                       # DTB hits
-system.cpu.dtb.data_misses                         18                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                   180793                       # DTB accesses
-system.cpu.itb.fetch_hits                      500019                       # ITB hits
-system.cpu.itb.fetch_misses                        13                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                  500032                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
-system.cpu.numCycles                           500032                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                      500001                       # Number of instructions committed
-system.cpu.committedOps                        500001                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     32                       # Number of float alu accesses
-system.cpu.num_func_calls                       14357                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                       474689                       # number of integer instructions
-system.cpu.num_fp_insts                            32                       # number of float instructions
-system.cpu.num_int_register_reads              654286                       # number of times the integer registers were read
-system.cpu.num_int_register_writes             371542                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
-system.cpu.num_mem_refs                        180793                       # number of memory refs
-system.cpu.num_load_insts                      124443                       # Number of load instructions
-system.cpu.num_store_insts                      56350                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                     500032                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                             59023                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                 18814      3.76%      3.76% # Class of executed instruction
-system.cpu.op_class::IntAlu                    300388     60.08%     63.84% # Class of executed instruction
-system.cpu.op_class::IntMult                       10      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      10      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       2      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult                      2      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::MemRead                   124443     24.89%     88.73% # Class of executed instruction
-system.cpu.op_class::MemWrite                   56350     11.27%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                     500019                       # Class of executed instruction
-system.membus.trans_dist::ReadReq              624454                       # Transaction distribution
-system.membus.trans_dist::ReadResp             624454                       # Transaction distribution
-system.membus.trans_dist::WriteReq              56340                       # Transaction distribution
-system.membus.trans_dist::WriteResp             56340                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port      1000038                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port       361550                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                1361588                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port      2000076                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port      1290162                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                 3290238                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            680794                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.734464                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.441618                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  180775     26.55%     26.55% # Request fanout histogram
-system.membus.snoop_fanout::1                  500019     73.45%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total              680794                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt
index 45ece38cc..e69de29bb 100644
--- a/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt
+++ b/tests/quick/se/20.eio-short/ref/alpha/eio/simple-timing/stats.txt
@@ -1,497 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000733                       # Number of seconds simulated
-sim_ticks                                   733071500                       # Number of ticks simulated
-final_tick                                  733071500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 558953                       # Simulator instruction rate (inst/s)
-host_op_rate                                   558933                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              819448941                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 229836                       # Number of bytes of host memory used
-host_seconds                                     0.89                       # Real time elapsed on the host
-sim_insts                                      500001                       # Number of instructions simulated
-sim_ops                                        500001                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst             25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data             29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                54848                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           25792                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst                403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data                454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   857                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst             35183471                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             39635970                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                74819441                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst        35183471                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total           35183471                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst            35183471                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            39635970                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               74819441                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                       124435                       # DTB read hits
-system.cpu.dtb.read_misses                          8                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                   124443                       # DTB read accesses
-system.cpu.dtb.write_hits                       56340                       # DTB write hits
-system.cpu.dtb.write_misses                        10                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                   56350                       # DTB write accesses
-system.cpu.dtb.data_hits                       180775                       # DTB hits
-system.cpu.dtb.data_misses                         18                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                   180793                       # DTB accesses
-system.cpu.itb.fetch_hits                      500020                       # ITB hits
-system.cpu.itb.fetch_misses                        13                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                  500033                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                   18                       # Number of system calls
-system.cpu.numCycles                          1466143                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                      500001                       # Number of instructions committed
-system.cpu.committedOps                        500001                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses                474689                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     32                       # Number of float alu accesses
-system.cpu.num_func_calls                       14357                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                       474689                       # number of integer instructions
-system.cpu.num_fp_insts                            32                       # number of float instructions
-system.cpu.num_int_register_reads              654286                       # number of times the integer registers were read
-system.cpu.num_int_register_writes             371542                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
-system.cpu.num_mem_refs                        180793                       # number of memory refs
-system.cpu.num_load_insts                      124443                       # Number of load instructions
-system.cpu.num_store_insts                      56350                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                    1466143                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                             59023                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                 18814      3.76%      3.76% # Class of executed instruction
-system.cpu.op_class::IntAlu                    300388     60.08%     63.84% # Class of executed instruction
-system.cpu.op_class::IntMult                       10      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatAdd                      10      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       2      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatMult                      2      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu.op_class::MemRead                   124443     24.89%     88.73% # Class of executed instruction
-system.cpu.op_class::MemWrite                   56350     11.27%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                     500019                       # Class of executed instruction
-system.cpu.dcache.tags.replacements                 0                       # number of replacements
-system.cpu.dcache.tags.tagsinuse           286.668758                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs              180321                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs               454                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            397.182819                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data   286.668758                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.069987                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.069987                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.110840                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses            362004                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses           362004                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data       124120                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total          124120                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data        56201                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total          56201                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data        180321                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total           180321                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data       180321                       # number of overall hits
-system.cpu.dcache.overall_hits::total          180321                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          315                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           315                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data          139                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data          454                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total            454                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data          454                       # number of overall misses
-system.cpu.dcache.overall_misses::total           454                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     19530000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     19530000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data      8618000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total      8618000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data     28148000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total     28148000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data     28148000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total     28148000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data       180775                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data       180775                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002531                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002531                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002511                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002511                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002511                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002511                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        62000                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total        62000                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data        62000                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total        62000                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data        62000                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total        62000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data        62000                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total        62000                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          315                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          315                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data          139                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data          454                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data          454                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     19215000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     19215000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      8479000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total      8479000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data     27694000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total     27694000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data     27694000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total     27694000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002531                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002531                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002511                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002511                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002511                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002511                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        61000                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        61000                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        61000                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        61000                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        61000                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        61000                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total        61000                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements                 0                       # number of replacements
-system.cpu.icache.tags.tagsinuse           264.585152                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs              499617                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs               403                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1239.744417                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst   264.585152                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.129192                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.129192                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          403                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.196777                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses           1000443                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses          1000443                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst       499617                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total          499617                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst        499617                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total           499617                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst       499617                       # number of overall hits
-system.cpu.icache.overall_hits::total          499617                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst          403                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total           403                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst          403                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total            403                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst          403                       # number of overall misses
-system.cpu.icache.overall_misses::total           403                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst     24986500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total     24986500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst     24986500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total     24986500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst     24986500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total     24986500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst       500020                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total       500020                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst       500020                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total       500020                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst       500020                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total       500020                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000806                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000806                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000806                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000806                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000806                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000806                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62001.240695                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 62001.240695                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 62001.240695                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 62001.240695                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 62001.240695                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 62001.240695                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst          403                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst          403                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst          403                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     24583500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total     24583500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst     24583500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total     24583500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst     24583500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total     24583500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000806                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000806                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000806                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000806                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61001.240695                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61001.240695                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61001.240695                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 61001.240695                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61001.240695                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 61001.240695                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse          480.680597                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs                  0                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs              718                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs                    0                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::cpu.inst   264.590924                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   216.089673                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.008075                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.006595                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.014669                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024          718                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.021912                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses             7713                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses            7713                       # Number of data accesses
-system.cpu.l2cache.ReadExReq_misses::cpu.data          139                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total          139                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst          403                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total          403                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          315                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          315                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst          403                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data          454                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total           857                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst          403                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data          454                       # number of overall misses
-system.cpu.l2cache.overall_misses::total          857                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data      8270500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total      8270500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst     23979000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total     23979000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     18742500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     18742500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst     23979000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data     27013000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total     50992000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst     23979000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data     27013000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total     50992000                       # number of overall miss cycles
-system.cpu.l2cache.ReadExReq_accesses::cpu.data          139                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total          139                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst          403                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total          403                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          315                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          315                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst          403                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data          454                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total          857                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst          403                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data          454                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total          857                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total            1                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total            1                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total            1                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total        59500                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59501.240695                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59501.240695                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total        59500                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59501.240695                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59500.583431                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59501.240695                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data        59500                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59500.583431                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data          139                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total          139                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst          403                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total          403                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          315                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          315                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst          403                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data          454                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total          857                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst          403                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data          454                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total          857                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data      6880500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total      6880500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     19949000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     19949000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     15592500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     15592500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     19949000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     22473000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total     42422000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     19949000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     22473000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total     42422000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total        49500                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49501.240695                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49501.240695                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        49500                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49501.240695                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49500.583431                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49501.240695                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data        49500                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49500.583431                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests          857                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp           718                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq          139                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp          139                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq          403                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          315                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          806                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side          908                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total              1714                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        25792                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total              54848                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples          857                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0                857    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total            857                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy         428500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy        604500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy        681000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp                718                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               139                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              139                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           718                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         1714                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   1714                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port        54848                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   54848                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples               857                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     857    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 857                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              857500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            4285000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt b/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt
index f03bf3dc9..e69de29bb 100644
--- a/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt
+++ b/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-atomic-mp/stats.txt
@@ -1,1082 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000250                       # Number of seconds simulated
-sim_ticks                                   250015500                       # Number of ticks simulated
-final_tick                                  250015500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1254205                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1254187                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              156780790                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 242604                       # Number of bytes of host memory used
-host_seconds                                     1.59                       # Real time elapsed on the host
-sim_insts                                     2000004                       # Number of instructions simulated
-sim_ops                                       2000004                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               219392                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          103168                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu0.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  3428                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu0.inst           103161604                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data           116216795                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst           103161604                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data           116216795                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst           103161604                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data           116216795                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst           103161604                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data           116216795                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               877513594                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst      103161604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst      103161604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst      103161604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst      103161604                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          412646416                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst          103161604                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data          116216795                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst          103161604                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data          116216795                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst          103161604                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data          116216795                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst          103161604                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data          116216795                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              877513594                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu0.dtb.fetch_hits                          0                       # ITB hits
-system.cpu0.dtb.fetch_misses                        0                       # ITB misses
-system.cpu0.dtb.fetch_acv                           0                       # ITB acv
-system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.read_hits                      124435                       # DTB read hits
-system.cpu0.dtb.read_misses                         8                       # DTB read misses
-system.cpu0.dtb.read_acv                            0                       # DTB read access violations
-system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu0.dtb.write_hits                      56340                       # DTB write hits
-system.cpu0.dtb.write_misses                       10                       # DTB write misses
-system.cpu0.dtb.write_acv                           0                       # DTB write access violations
-system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu0.dtb.data_hits                      180775                       # DTB hits
-system.cpu0.dtb.data_misses                        18                       # DTB misses
-system.cpu0.dtb.data_acv                            0                       # DTB access violations
-system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu0.itb.fetch_hits                     500019                       # ITB hits
-system.cpu0.itb.fetch_misses                       13                       # ITB misses
-system.cpu0.itb.fetch_acv                           0                       # ITB acv
-system.cpu0.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu0.itb.read_hits                           0                       # DTB read hits
-system.cpu0.itb.read_misses                         0                       # DTB read misses
-system.cpu0.itb.read_acv                            0                       # DTB read access violations
-system.cpu0.itb.read_accesses                       0                       # DTB read accesses
-system.cpu0.itb.write_hits                          0                       # DTB write hits
-system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.write_acv                           0                       # DTB write access violations
-system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.data_hits                           0                       # DTB hits
-system.cpu0.itb.data_misses                         0                       # DTB misses
-system.cpu0.itb.data_acv                            0                       # DTB access violations
-system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.workload.num_syscalls                  18                       # Number of system calls
-system.cpu0.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                     500001                       # Number of instructions committed
-system.cpu0.committedOps                       500001                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu0.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                      474689                       # number of integer instructions
-system.cpu0.num_fp_insts                           32                       # number of float instructions
-system.cpu0.num_int_register_reads             654286                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                       180793                       # number of memory refs
-system.cpu0.num_load_insts                     124443                       # Number of load instructions
-system.cpu0.num_store_insts                     56350                       # Number of store instructions
-system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu0.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu0.Branches                            59023                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu0.op_class::IntAlu                   300388     60.08%     63.84% # Class of executed instruction
-system.cpu0.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu0.op_class::MemWrite                  56350     11.27%    100.00% # Class of executed instruction
-system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                    500019                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements               61                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          276.872320                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs             180312                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs           389.442765                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   276.872320                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.540766                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.540766                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses           723563                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses          723563                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data       124111                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data        56201                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
-system.cpu0.dcache.demand_hits::cpu0.data       180312                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data       180312                       # number of overall hits
-system.cpu0.dcache.overall_hits::total         180312                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data          324                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data          139                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu0.dcache.demand_misses::cpu0.data          463                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data          463                       # number of overall misses
-system.cpu0.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data       180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data       180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu0.dcache.writebacks::total               29                       # number of writebacks
-system.cpu0.icache.tags.replacements              152                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          218.086151                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs             499556                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs          1078.954644                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   218.086151                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.425950                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.425950                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
-system.cpu0.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses           500482                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses          500482                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst       499556                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst       499556                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total          499556                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst       499556                       # number of overall hits
-system.cpu0.icache.overall_hits::total         499556                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst          463                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst          463                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst          463                       # number of overall misses
-system.cpu0.icache.overall_misses::total          463                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst       500019                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst       500019                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000926                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000926                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu0.icache.writebacks::total              152                       # number of writebacks
-system.cpu1.dtb.fetch_hits                          0                       # ITB hits
-system.cpu1.dtb.fetch_misses                        0                       # ITB misses
-system.cpu1.dtb.fetch_acv                           0                       # ITB acv
-system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.read_hits                      124435                       # DTB read hits
-system.cpu1.dtb.read_misses                         8                       # DTB read misses
-system.cpu1.dtb.read_acv                            0                       # DTB read access violations
-system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu1.dtb.write_hits                      56340                       # DTB write hits
-system.cpu1.dtb.write_misses                       10                       # DTB write misses
-system.cpu1.dtb.write_acv                           0                       # DTB write access violations
-system.cpu1.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu1.dtb.data_hits                      180775                       # DTB hits
-system.cpu1.dtb.data_misses                        18                       # DTB misses
-system.cpu1.dtb.data_acv                            0                       # DTB access violations
-system.cpu1.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu1.itb.fetch_hits                     500019                       # ITB hits
-system.cpu1.itb.fetch_misses                       13                       # ITB misses
-system.cpu1.itb.fetch_acv                           0                       # ITB acv
-system.cpu1.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu1.itb.read_hits                           0                       # DTB read hits
-system.cpu1.itb.read_misses                         0                       # DTB read misses
-system.cpu1.itb.read_acv                            0                       # DTB read access violations
-system.cpu1.itb.read_accesses                       0                       # DTB read accesses
-system.cpu1.itb.write_hits                          0                       # DTB write hits
-system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.write_acv                           0                       # DTB write access violations
-system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.data_hits                           0                       # DTB hits
-system.cpu1.itb.data_misses                         0                       # DTB misses
-system.cpu1.itb.data_acv                            0                       # DTB access violations
-system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.workload.num_syscalls                  18                       # Number of system calls
-system.cpu1.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                     500001                       # Number of instructions committed
-system.cpu1.committedOps                       500001                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses               474689                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu1.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                      474689                       # number of integer instructions
-system.cpu1.num_fp_insts                           32                       # number of float instructions
-system.cpu1.num_int_register_reads             654286                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                       180793                       # number of memory refs
-system.cpu1.num_load_insts                     124443                       # Number of load instructions
-system.cpu1.num_store_insts                     56350                       # Number of store instructions
-system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu1.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu1.Branches                            59023                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu1.op_class::IntAlu                   300388     60.08%     63.84% # Class of executed instruction
-system.cpu1.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu1.op_class::MemWrite                  56350     11.27%    100.00% # Class of executed instruction
-system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                    500019                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements               61                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          276.872320                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs             180312                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs           389.442765                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   276.872320                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.540766                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.540766                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses           723563                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses          723563                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data       124111                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data        56201                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
-system.cpu1.dcache.demand_hits::cpu1.data       180312                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data       180312                       # number of overall hits
-system.cpu1.dcache.overall_hits::total         180312                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data          324                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data          139                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu1.dcache.demand_misses::cpu1.data          463                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data          463                       # number of overall misses
-system.cpu1.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu1.dcache.ReadReq_accesses::cpu1.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data       180775                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data       180775                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu1.dcache.writebacks::total               29                       # number of writebacks
-system.cpu1.icache.tags.replacements              152                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          218.086151                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs             499556                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs          1078.954644                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   218.086151                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.425950                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.425950                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses           500482                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses          500482                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst       499556                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst       499556                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total          499556                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst       499556                       # number of overall hits
-system.cpu1.icache.overall_hits::total         499556                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst          463                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst          463                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst          463                       # number of overall misses
-system.cpu1.icache.overall_misses::total          463                       # number of overall misses
-system.cpu1.icache.ReadReq_accesses::cpu1.inst       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst       500019                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst       500019                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000926                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000926                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu1.icache.writebacks::total              152                       # number of writebacks
-system.cpu2.dtb.fetch_hits                          0                       # ITB hits
-system.cpu2.dtb.fetch_misses                        0                       # ITB misses
-system.cpu2.dtb.fetch_acv                           0                       # ITB acv
-system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu2.dtb.read_hits                      124435                       # DTB read hits
-system.cpu2.dtb.read_misses                         8                       # DTB read misses
-system.cpu2.dtb.read_acv                            0                       # DTB read access violations
-system.cpu2.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu2.dtb.write_hits                      56340                       # DTB write hits
-system.cpu2.dtb.write_misses                       10                       # DTB write misses
-system.cpu2.dtb.write_acv                           0                       # DTB write access violations
-system.cpu2.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu2.dtb.data_hits                      180775                       # DTB hits
-system.cpu2.dtb.data_misses                        18                       # DTB misses
-system.cpu2.dtb.data_acv                            0                       # DTB access violations
-system.cpu2.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu2.itb.fetch_hits                     500019                       # ITB hits
-system.cpu2.itb.fetch_misses                       13                       # ITB misses
-system.cpu2.itb.fetch_acv                           0                       # ITB acv
-system.cpu2.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu2.itb.read_hits                           0                       # DTB read hits
-system.cpu2.itb.read_misses                         0                       # DTB read misses
-system.cpu2.itb.read_acv                            0                       # DTB read access violations
-system.cpu2.itb.read_accesses                       0                       # DTB read accesses
-system.cpu2.itb.write_hits                          0                       # DTB write hits
-system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.itb.write_acv                           0                       # DTB write access violations
-system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.data_hits                           0                       # DTB hits
-system.cpu2.itb.data_misses                         0                       # DTB misses
-system.cpu2.itb.data_acv                            0                       # DTB access violations
-system.cpu2.itb.data_accesses                       0                       # DTB accesses
-system.cpu2.workload.num_syscalls                  18                       # Number of system calls
-system.cpu2.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                     500001                       # Number of instructions committed
-system.cpu2.committedOps                       500001                       # Number of ops (including micro ops) committed
-system.cpu2.num_int_alu_accesses               474689                       # Number of integer alu accesses
-system.cpu2.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu2.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu2.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu2.num_int_insts                      474689                       # number of integer instructions
-system.cpu2.num_fp_insts                           32                       # number of float instructions
-system.cpu2.num_int_register_reads             654286                       # number of times the integer registers were read
-system.cpu2.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu2.num_mem_refs                       180793                       # number of memory refs
-system.cpu2.num_load_insts                     124443                       # Number of load instructions
-system.cpu2.num_store_insts                     56350                       # Number of store instructions
-system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu2.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu2.Branches                            59023                       # Number of branches fetched
-system.cpu2.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu2.op_class::IntAlu                   300388     60.08%     63.84% # Class of executed instruction
-system.cpu2.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu2.op_class::MemWrite                  56350     11.27%    100.00% # Class of executed instruction
-system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::total                    500019                       # Class of executed instruction
-system.cpu2.dcache.tags.replacements               61                       # number of replacements
-system.cpu2.dcache.tags.tagsinuse          276.872320                       # Cycle average of tags in use
-system.cpu2.dcache.tags.total_refs             180312                       # Total number of references to valid blocks.
-system.cpu2.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu2.dcache.tags.avg_refs           389.442765                       # Average number of references to valid blocks.
-system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.tags.occ_blocks::cpu2.data   276.872320                       # Average occupied blocks per requestor
-system.cpu2.dcache.tags.occ_percent::cpu2.data     0.540766                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_percent::total     0.540766                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
-system.cpu2.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu2.dcache.tags.tag_accesses           723563                       # Number of tag accesses
-system.cpu2.dcache.tags.data_accesses          723563                       # Number of data accesses
-system.cpu2.dcache.ReadReq_hits::cpu2.data       124111                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu2.dcache.WriteReq_hits::cpu2.data        56201                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
-system.cpu2.dcache.demand_hits::cpu2.data       180312                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
-system.cpu2.dcache.overall_hits::cpu2.data       180312                       # number of overall hits
-system.cpu2.dcache.overall_hits::total         180312                       # number of overall hits
-system.cpu2.dcache.ReadReq_misses::cpu2.data          324                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_misses::cpu2.data          139                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu2.dcache.demand_misses::cpu2.data          463                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu2.dcache.overall_misses::cpu2.data          463                       # number of overall misses
-system.cpu2.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu2.dcache.ReadReq_accesses::cpu2.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::cpu2.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.demand_accesses::cpu2.data       180775                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu2.dcache.overall_accesses::cpu2.data       180775                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu2.dcache.writebacks::total               29                       # number of writebacks
-system.cpu2.icache.tags.replacements              152                       # number of replacements
-system.cpu2.icache.tags.tagsinuse          218.086151                       # Cycle average of tags in use
-system.cpu2.icache.tags.total_refs             499556                       # Total number of references to valid blocks.
-system.cpu2.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu2.icache.tags.avg_refs          1078.954644                       # Average number of references to valid blocks.
-system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.tags.occ_blocks::cpu2.inst   218.086151                       # Average occupied blocks per requestor
-system.cpu2.icache.tags.occ_percent::cpu2.inst     0.425950                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_percent::total     0.425950                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
-system.cpu2.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu2.icache.tags.tag_accesses           500482                       # Number of tag accesses
-system.cpu2.icache.tags.data_accesses          500482                       # Number of data accesses
-system.cpu2.icache.ReadReq_hits::cpu2.inst       499556                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
-system.cpu2.icache.demand_hits::cpu2.inst       499556                       # number of demand (read+write) hits
-system.cpu2.icache.demand_hits::total          499556                       # number of demand (read+write) hits
-system.cpu2.icache.overall_hits::cpu2.inst       499556                       # number of overall hits
-system.cpu2.icache.overall_hits::total         499556                       # number of overall hits
-system.cpu2.icache.ReadReq_misses::cpu2.inst          463                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu2.icache.demand_misses::cpu2.inst          463                       # number of demand (read+write) misses
-system.cpu2.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu2.icache.overall_misses::cpu2.inst          463                       # number of overall misses
-system.cpu2.icache.overall_misses::total          463                       # number of overall misses
-system.cpu2.icache.ReadReq_accesses::cpu2.inst       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.demand_accesses::cpu2.inst       500019                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
-system.cpu2.icache.overall_accesses::cpu2.inst       500019                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
-system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000926                       # miss rate for demand accesses
-system.cpu2.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000926                       # miss rate for overall accesses
-system.cpu2.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu2.icache.writebacks::total              152                       # number of writebacks
-system.cpu3.dtb.fetch_hits                          0                       # ITB hits
-system.cpu3.dtb.fetch_misses                        0                       # ITB misses
-system.cpu3.dtb.fetch_acv                           0                       # ITB acv
-system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu3.dtb.read_hits                      124435                       # DTB read hits
-system.cpu3.dtb.read_misses                         8                       # DTB read misses
-system.cpu3.dtb.read_acv                            0                       # DTB read access violations
-system.cpu3.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu3.dtb.write_hits                      56340                       # DTB write hits
-system.cpu3.dtb.write_misses                       10                       # DTB write misses
-system.cpu3.dtb.write_acv                           0                       # DTB write access violations
-system.cpu3.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu3.dtb.data_hits                      180775                       # DTB hits
-system.cpu3.dtb.data_misses                        18                       # DTB misses
-system.cpu3.dtb.data_acv                            0                       # DTB access violations
-system.cpu3.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu3.itb.fetch_hits                     500019                       # ITB hits
-system.cpu3.itb.fetch_misses                       13                       # ITB misses
-system.cpu3.itb.fetch_acv                           0                       # ITB acv
-system.cpu3.itb.fetch_accesses                 500032                       # ITB accesses
-system.cpu3.itb.read_hits                           0                       # DTB read hits
-system.cpu3.itb.read_misses                         0                       # DTB read misses
-system.cpu3.itb.read_acv                            0                       # DTB read access violations
-system.cpu3.itb.read_accesses                       0                       # DTB read accesses
-system.cpu3.itb.write_hits                          0                       # DTB write hits
-system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.itb.write_acv                           0                       # DTB write access violations
-system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.data_hits                           0                       # DTB hits
-system.cpu3.itb.data_misses                         0                       # DTB misses
-system.cpu3.itb.data_acv                            0                       # DTB access violations
-system.cpu3.itb.data_accesses                       0                       # DTB accesses
-system.cpu3.workload.num_syscalls                  18                       # Number of system calls
-system.cpu3.numCycles                          500032                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.committedInsts                     500001                       # Number of instructions committed
-system.cpu3.committedOps                       500001                       # Number of ops (including micro ops) committed
-system.cpu3.num_int_alu_accesses               474689                       # Number of integer alu accesses
-system.cpu3.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu3.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu3.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu3.num_int_insts                      474689                       # number of integer instructions
-system.cpu3.num_fp_insts                           32                       # number of float instructions
-system.cpu3.num_int_register_reads             654286                       # number of times the integer registers were read
-system.cpu3.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu3.num_mem_refs                       180793                       # number of memory refs
-system.cpu3.num_load_insts                     124443                       # Number of load instructions
-system.cpu3.num_store_insts                     56350                       # Number of store instructions
-system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu3.num_busy_cycles                    500032                       # Number of busy cycles
-system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu3.Branches                            59023                       # Number of branches fetched
-system.cpu3.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu3.op_class::IntAlu                   300388     60.08%     63.84% # Class of executed instruction
-system.cpu3.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu3.op_class::MemWrite                  56350     11.27%    100.00% # Class of executed instruction
-system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::total                    500019                       # Class of executed instruction
-system.cpu3.dcache.tags.replacements               61                       # number of replacements
-system.cpu3.dcache.tags.tagsinuse          276.872320                       # Cycle average of tags in use
-system.cpu3.dcache.tags.total_refs             180312                       # Total number of references to valid blocks.
-system.cpu3.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu3.dcache.tags.avg_refs           389.442765                       # Average number of references to valid blocks.
-system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.tags.occ_blocks::cpu3.data   276.872320                       # Average occupied blocks per requestor
-system.cpu3.dcache.tags.occ_percent::cpu3.data     0.540766                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_percent::total     0.540766                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
-system.cpu3.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu3.dcache.tags.tag_accesses           723563                       # Number of tag accesses
-system.cpu3.dcache.tags.data_accesses          723563                       # Number of data accesses
-system.cpu3.dcache.ReadReq_hits::cpu3.data       124111                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu3.dcache.WriteReq_hits::cpu3.data        56201                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
-system.cpu3.dcache.demand_hits::cpu3.data       180312                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
-system.cpu3.dcache.overall_hits::cpu3.data       180312                       # number of overall hits
-system.cpu3.dcache.overall_hits::total         180312                       # number of overall hits
-system.cpu3.dcache.ReadReq_misses::cpu3.data          324                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_misses::cpu3.data          139                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu3.dcache.demand_misses::cpu3.data          463                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu3.dcache.overall_misses::cpu3.data          463                       # number of overall misses
-system.cpu3.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu3.dcache.ReadReq_accesses::cpu3.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::cpu3.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.demand_accesses::cpu3.data       180775                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu3.dcache.overall_accesses::cpu3.data       180775                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu3.dcache.writebacks::total               29                       # number of writebacks
-system.cpu3.icache.tags.replacements              152                       # number of replacements
-system.cpu3.icache.tags.tagsinuse          218.086151                       # Cycle average of tags in use
-system.cpu3.icache.tags.total_refs             499556                       # Total number of references to valid blocks.
-system.cpu3.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu3.icache.tags.avg_refs          1078.954644                       # Average number of references to valid blocks.
-system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.tags.occ_blocks::cpu3.inst   218.086151                       # Average occupied blocks per requestor
-system.cpu3.icache.tags.occ_percent::cpu3.inst     0.425950                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_percent::total     0.425950                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
-system.cpu3.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu3.icache.tags.tag_accesses           500482                       # Number of tag accesses
-system.cpu3.icache.tags.data_accesses          500482                       # Number of data accesses
-system.cpu3.icache.ReadReq_hits::cpu3.inst       499556                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_hits::total         499556                       # number of ReadReq hits
-system.cpu3.icache.demand_hits::cpu3.inst       499556                       # number of demand (read+write) hits
-system.cpu3.icache.demand_hits::total          499556                       # number of demand (read+write) hits
-system.cpu3.icache.overall_hits::cpu3.inst       499556                       # number of overall hits
-system.cpu3.icache.overall_hits::total         499556                       # number of overall hits
-system.cpu3.icache.ReadReq_misses::cpu3.inst          463                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu3.icache.demand_misses::cpu3.inst          463                       # number of demand (read+write) misses
-system.cpu3.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu3.icache.overall_misses::cpu3.inst          463                       # number of overall misses
-system.cpu3.icache.overall_misses::total          463                       # number of overall misses
-system.cpu3.icache.ReadReq_accesses::cpu3.inst       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_accesses::total       500019                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.demand_accesses::cpu3.inst       500019                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_accesses::total       500019                       # number of demand (read+write) accesses
-system.cpu3.icache.overall_accesses::cpu3.inst       500019                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_accesses::total       500019                       # number of overall (read+write) accesses
-system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000926                       # miss rate for demand accesses
-system.cpu3.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000926                       # miss rate for overall accesses
-system.cpu3.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu3.icache.writebacks::total              152                       # number of writebacks
-system.l2c.tags.replacements                        0                       # number of replacements
-system.l2c.tags.tagsinuse                 1962.780232                       # Cycle average of tags in use
-system.l2c.tags.total_refs                       1068                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                     2932                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     0.364256                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks      17.466765                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst      267.152061                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data      219.176305                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      267.152061                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      219.176305                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst      267.152061                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data      219.176305                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst      267.152061                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data      219.176305                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.000267                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.004076                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.003344                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.004076                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.003344                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.004076                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.003344                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.004076                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.003344                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.029950                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024         2932                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1         1088                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         1836                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.044739                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                    39936                       # Number of tag accesses
-system.l2c.tags.data_accesses                   39936                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks          116                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total             116                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks          608                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total             608                       # number of WritebackClean hits
-system.l2c.ReadCleanReq_hits::cpu0.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total               240                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total               36                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu0.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu1.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu2.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
-system.l2c.overall_hits::total                    276                       # number of overall hits
-system.l2c.ReadExReq_misses::cpu0.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total            1612                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total           1260                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu0.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu1.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu2.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu3.data              454                       # number of overall misses
-system.l2c.overall_misses::total                 3428                       # number of overall misses
-system.l2c.WritebackDirty_accesses::writebacks          116                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total          116                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks          608                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total          608                       # number of WritebackClean accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total          1852                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total         1296                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.925486                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.925486                       # miss rate for overall accesses
-system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
-system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.membus.trans_dist::ReadResp               2872                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          2872                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port         6856                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   6856                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port       219392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  219392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              3428                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3428    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                3428                       # Request fanout histogram
-system.toL2Bus.snoop_filter.tot_requests         4556                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests          852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadResp              3148                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty          116                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean          608                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict             128                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq              556                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp             556                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq          1852                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq         1296                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total                  8260                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total                 283392                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                               0                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples             4556                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean                   0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev                  0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                   4556    100.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::max_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total               4556                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt b/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt
index e6bd082aa..e69de29bb 100644
--- a/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt
+++ b/tests/quick/se/30.eio-mp/ref/alpha/eio/simple-timing-mp/stats.txt
@@ -1,1634 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000734                       # Number of seconds simulated
-sim_ticks                                   733914500                       # Number of ticks simulated
-final_tick                                  733914500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 598517                       # Simulator instruction rate (inst/s)
-host_op_rate                                   598513                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              219630055                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 242608                       # Number of bytes of host memory used
-host_seconds                                     3.34                       # Real time elapsed on the host
-sim_insts                                     1999973                       # Number of instructions simulated
-sim_ops                                       1999973                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst            25792                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data            29056                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               219392                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst        25792                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          103168                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu0.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst               403                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data               454                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  3428                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu0.inst            35143058                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            39590443                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst            35143058                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data            39590443                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst            35143058                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data            39590443                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst            35143058                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data            39590443                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               298934004                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst       35143058                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst       35143058                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst       35143058                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst       35143058                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          140572233                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst           35143058                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           39590443                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst           35143058                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data           39590443                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst           35143058                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data           39590443                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst           35143058                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data           39590443                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              298934004                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu0.dtb.fetch_hits                          0                       # ITB hits
-system.cpu0.dtb.fetch_misses                        0                       # ITB misses
-system.cpu0.dtb.fetch_acv                           0                       # ITB acv
-system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu0.dtb.read_hits                      124435                       # DTB read hits
-system.cpu0.dtb.read_misses                         8                       # DTB read misses
-system.cpu0.dtb.read_acv                            0                       # DTB read access violations
-system.cpu0.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu0.dtb.write_hits                      56340                       # DTB write hits
-system.cpu0.dtb.write_misses                       10                       # DTB write misses
-system.cpu0.dtb.write_acv                           0                       # DTB write access violations
-system.cpu0.dtb.write_accesses                  56350                       # DTB write accesses
-system.cpu0.dtb.data_hits                      180775                       # DTB hits
-system.cpu0.dtb.data_misses                        18                       # DTB misses
-system.cpu0.dtb.data_acv                            0                       # DTB access violations
-system.cpu0.dtb.data_accesses                  180793                       # DTB accesses
-system.cpu0.itb.fetch_hits                     500020                       # ITB hits
-system.cpu0.itb.fetch_misses                       13                       # ITB misses
-system.cpu0.itb.fetch_acv                           0                       # ITB acv
-system.cpu0.itb.fetch_accesses                 500033                       # ITB accesses
-system.cpu0.itb.read_hits                           0                       # DTB read hits
-system.cpu0.itb.read_misses                         0                       # DTB read misses
-system.cpu0.itb.read_acv                            0                       # DTB read access violations
-system.cpu0.itb.read_accesses                       0                       # DTB read accesses
-system.cpu0.itb.write_hits                          0                       # DTB write hits
-system.cpu0.itb.write_misses                        0                       # DTB write misses
-system.cpu0.itb.write_acv                           0                       # DTB write access violations
-system.cpu0.itb.write_accesses                      0                       # DTB write accesses
-system.cpu0.itb.data_hits                           0                       # DTB hits
-system.cpu0.itb.data_misses                         0                       # DTB misses
-system.cpu0.itb.data_acv                            0                       # DTB access violations
-system.cpu0.itb.data_accesses                       0                       # DTB accesses
-system.cpu0.workload.num_syscalls                  18                       # Number of system calls
-system.cpu0.numCycles                         1467829                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                     500001                       # Number of instructions committed
-system.cpu0.committedOps                       500001                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses               474689                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu0.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts        38180                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                      474689                       # number of integer instructions
-system.cpu0.num_fp_insts                           32                       # number of float instructions
-system.cpu0.num_int_register_reads             654286                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes            371542                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                       180793                       # number of memory refs
-system.cpu0.num_load_insts                     124443                       # Number of load instructions
-system.cpu0.num_store_insts                     56350                       # Number of store instructions
-system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu0.num_busy_cycles                   1467829                       # Number of busy cycles
-system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu0.Branches                            59023                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu0.op_class::IntAlu                   300388     60.08%     63.84% # Class of executed instruction
-system.cpu0.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu0.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu0.op_class::MemWrite                  56350     11.27%    100.00% # Class of executed instruction
-system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                    500019                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements               61                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          273.068294                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs             180312                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs           389.442765                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   273.068294                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.533337                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.533337                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses           723563                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses          723563                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data       124111                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data        56201                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total         56201                       # number of WriteReq hits
-system.cpu0.dcache.demand_hits::cpu0.data       180312                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total          180312                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data       180312                       # number of overall hits
-system.cpu0.dcache.overall_hits::total         180312                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data          324                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data          139                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu0.dcache.demand_misses::cpu0.data          463                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data          463                       # number of overall misses
-system.cpu0.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     19649000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total     19649000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data      8621000                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total      8621000                       # number of WriteReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data     28270000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total     28270000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data     28270000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total     28270000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total        56340                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data       180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total       180775                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data       180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total       180775                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60645.061728                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 60645.061728                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 62021.582734                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 62021.582734                       # average WriteReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 61058.315335                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 61058.315335                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 61058.315335                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 61058.315335                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu0.dcache.writebacks::total               29                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          324                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          139                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data          463                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data          463                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     27807000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total     27807000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     27807000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total     27807000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.002561                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.002561                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 59645.061728                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 61021.582734                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734                       # average WriteReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 60058.315335                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 60058.315335                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 60058.315335                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 60058.315335                       # average overall mshr miss latency
-system.cpu0.icache.tags.replacements              152                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          216.116668                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs             499557                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs          1078.956803                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   216.116668                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.422103                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.422103                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
-system.cpu0.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses           500483                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses          500483                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst       499557                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total         499557                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst       499557                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total          499557                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst       499557                       # number of overall hits
-system.cpu0.icache.overall_hits::total         499557                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst          463                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst          463                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst          463                       # number of overall misses
-system.cpu0.icache.overall_misses::total          463                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     25776500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total     25776500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst     25776500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total     25776500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst     25776500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total     25776500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst       500020                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total       500020                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst       500020                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total       500020                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst       500020                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total       500020                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000926                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000926                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 55672.786177                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 55672.786177                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 55672.786177                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 55672.786177                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 55672.786177                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 55672.786177                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu0.icache.writebacks::total              152                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          463                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst          463                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst          463                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     25313500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total     25313500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     25313500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total     25313500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     25313500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total     25313500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000926                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 54672.786177                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 54672.786177                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 54672.786177                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 54672.786177                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 54672.786177                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 54672.786177                       # average overall mshr miss latency
-system.cpu1.dtb.fetch_hits                          0                       # ITB hits
-system.cpu1.dtb.fetch_misses                        0                       # ITB misses
-system.cpu1.dtb.fetch_acv                           0                       # ITB acv
-system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu1.dtb.read_hits                      124435                       # DTB read hits
-system.cpu1.dtb.read_misses                         8                       # DTB read misses
-system.cpu1.dtb.read_acv                            0                       # DTB read access violations
-system.cpu1.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu1.dtb.write_hits                      56339                       # DTB write hits
-system.cpu1.dtb.write_misses                       10                       # DTB write misses
-system.cpu1.dtb.write_acv                           0                       # DTB write access violations
-system.cpu1.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu1.dtb.data_hits                      180774                       # DTB hits
-system.cpu1.dtb.data_misses                        18                       # DTB misses
-system.cpu1.dtb.data_acv                            0                       # DTB access violations
-system.cpu1.dtb.data_accesses                  180792                       # DTB accesses
-system.cpu1.itb.fetch_hits                     500014                       # ITB hits
-system.cpu1.itb.fetch_misses                       13                       # ITB misses
-system.cpu1.itb.fetch_acv                           0                       # ITB acv
-system.cpu1.itb.fetch_accesses                 500027                       # ITB accesses
-system.cpu1.itb.read_hits                           0                       # DTB read hits
-system.cpu1.itb.read_misses                         0                       # DTB read misses
-system.cpu1.itb.read_acv                            0                       # DTB read access violations
-system.cpu1.itb.read_accesses                       0                       # DTB read accesses
-system.cpu1.itb.write_hits                          0                       # DTB write hits
-system.cpu1.itb.write_misses                        0                       # DTB write misses
-system.cpu1.itb.write_acv                           0                       # DTB write access violations
-system.cpu1.itb.write_accesses                      0                       # DTB write accesses
-system.cpu1.itb.data_hits                           0                       # DTB hits
-system.cpu1.itb.data_misses                         0                       # DTB misses
-system.cpu1.itb.data_acv                            0                       # DTB access violations
-system.cpu1.itb.data_accesses                       0                       # DTB accesses
-system.cpu1.workload.num_syscalls                  18                       # Number of system calls
-system.cpu1.numCycles                         1467829                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                     499995                       # Number of instructions committed
-system.cpu1.committedOps                       499995                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses               474683                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu1.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                      474683                       # number of integer instructions
-system.cpu1.num_fp_insts                           32                       # number of float instructions
-system.cpu1.num_int_register_reads             654276                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes            371538                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                       180792                       # number of memory refs
-system.cpu1.num_load_insts                     124443                       # Number of load instructions
-system.cpu1.num_store_insts                     56349                       # Number of store instructions
-system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu1.num_busy_cycles                   1467829                       # Number of busy cycles
-system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu1.Branches                            59022                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu1.op_class::IntAlu                   300383     60.08%     63.84% # Class of executed instruction
-system.cpu1.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu1.op_class::MemRead                  124443     24.89%     88.73% # Class of executed instruction
-system.cpu1.op_class::MemWrite                  56349     11.27%    100.00% # Class of executed instruction
-system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                    500013                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements               61                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse          273.065457                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs             180311                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs           389.440605                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data   273.065457                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.533331                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.533331                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses           723559                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses          723559                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data       124111                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data        56200                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
-system.cpu1.dcache.demand_hits::cpu1.data       180311                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total          180311                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data       180311                       # number of overall hits
-system.cpu1.dcache.overall_hits::total         180311                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data          324                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data          139                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu1.dcache.demand_misses::cpu1.data          463                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data          463                       # number of overall misses
-system.cpu1.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     19649000                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total     19649000                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      8621500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total      8621500                       # number of WriteReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data     28270500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total     28270500                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data     28270500                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total     28270500                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data       180774                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total       180774                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data       180774                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total       180774                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 60645.061728                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 60645.061728                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 62025.179856                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 62025.179856                       # average WriteReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 61059.395248                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 61059.395248                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 61059.395248                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 61059.395248                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu1.dcache.writebacks::total               29                       # number of writebacks
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          324                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          139                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data          463                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data          463                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      8482500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8482500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     27807500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total     27807500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     27807500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total     27807500                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002561                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002561                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 59645.061728                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 61025.179856                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61025.179856                       # average WriteReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 60059.395248                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 60059.395248                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 60059.395248                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 60059.395248                       # average overall mshr miss latency
-system.cpu1.icache.tags.replacements              152                       # number of replacements
-system.cpu1.icache.tags.tagsinuse          216.114546                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs             499551                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs          1078.943844                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst   216.114546                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.422099                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.422099                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses           500477                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses          500477                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst       499551                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total         499551                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst       499551                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total          499551                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst       499551                       # number of overall hits
-system.cpu1.icache.overall_hits::total         499551                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst          463                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst          463                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst          463                       # number of overall misses
-system.cpu1.icache.overall_misses::total          463                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     25783000                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total     25783000                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst     25783000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total     25783000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst     25783000                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total     25783000                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst       500014                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total       500014                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst       500014                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total       500014                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst       500014                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total       500014                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000926                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000926                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 55686.825054                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 55686.825054                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 55686.825054                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 55686.825054                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 55686.825054                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 55686.825054                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu1.icache.writebacks::total              152                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          463                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst          463                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst          463                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     25320000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total     25320000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     25320000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total     25320000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     25320000                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total     25320000                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000926                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 54686.825054                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54686.825054                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 54686.825054                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 54686.825054                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 54686.825054                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 54686.825054                       # average overall mshr miss latency
-system.cpu2.dtb.fetch_hits                          0                       # ITB hits
-system.cpu2.dtb.fetch_misses                        0                       # ITB misses
-system.cpu2.dtb.fetch_acv                           0                       # ITB acv
-system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu2.dtb.read_hits                      124435                       # DTB read hits
-system.cpu2.dtb.read_misses                         8                       # DTB read misses
-system.cpu2.dtb.read_acv                            0                       # DTB read access violations
-system.cpu2.dtb.read_accesses                  124443                       # DTB read accesses
-system.cpu2.dtb.write_hits                      56339                       # DTB write hits
-system.cpu2.dtb.write_misses                       10                       # DTB write misses
-system.cpu2.dtb.write_acv                           0                       # DTB write access violations
-system.cpu2.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu2.dtb.data_hits                      180774                       # DTB hits
-system.cpu2.dtb.data_misses                        18                       # DTB misses
-system.cpu2.dtb.data_acv                            0                       # DTB access violations
-system.cpu2.dtb.data_accesses                  180792                       # DTB accesses
-system.cpu2.itb.fetch_hits                     500009                       # ITB hits
-system.cpu2.itb.fetch_misses                       13                       # ITB misses
-system.cpu2.itb.fetch_acv                           0                       # ITB acv
-system.cpu2.itb.fetch_accesses                 500022                       # ITB accesses
-system.cpu2.itb.read_hits                           0                       # DTB read hits
-system.cpu2.itb.read_misses                         0                       # DTB read misses
-system.cpu2.itb.read_acv                            0                       # DTB read access violations
-system.cpu2.itb.read_accesses                       0                       # DTB read accesses
-system.cpu2.itb.write_hits                          0                       # DTB write hits
-system.cpu2.itb.write_misses                        0                       # DTB write misses
-system.cpu2.itb.write_acv                           0                       # DTB write access violations
-system.cpu2.itb.write_accesses                      0                       # DTB write accesses
-system.cpu2.itb.data_hits                           0                       # DTB hits
-system.cpu2.itb.data_misses                         0                       # DTB misses
-system.cpu2.itb.data_acv                            0                       # DTB access violations
-system.cpu2.itb.data_accesses                       0                       # DTB accesses
-system.cpu2.workload.num_syscalls                  18                       # Number of system calls
-system.cpu2.numCycles                         1467829                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                     499990                       # Number of instructions committed
-system.cpu2.committedOps                       499990                       # Number of ops (including micro ops) committed
-system.cpu2.num_int_alu_accesses               474678                       # Number of integer alu accesses
-system.cpu2.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu2.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu2.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
-system.cpu2.num_int_insts                      474678                       # number of integer instructions
-system.cpu2.num_fp_insts                           32                       # number of float instructions
-system.cpu2.num_int_register_reads             654270                       # number of times the integer registers were read
-system.cpu2.num_int_register_writes            371533                       # number of times the integer registers were written
-system.cpu2.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu2.num_mem_refs                       180791                       # number of memory refs
-system.cpu2.num_load_insts                     124442                       # Number of load instructions
-system.cpu2.num_store_insts                     56349                       # Number of store instructions
-system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu2.num_busy_cycles                   1467829                       # Number of busy cycles
-system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu2.Branches                            59022                       # Number of branches fetched
-system.cpu2.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu2.op_class::IntAlu                   300379     60.07%     63.84% # Class of executed instruction
-system.cpu2.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu2.op_class::MemRead                  124442     24.89%     88.73% # Class of executed instruction
-system.cpu2.op_class::MemWrite                  56349     11.27%    100.00% # Class of executed instruction
-system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::total                    500008                       # Class of executed instruction
-system.cpu2.dcache.tags.replacements               61                       # number of replacements
-system.cpu2.dcache.tags.tagsinuse          273.062707                       # Cycle average of tags in use
-system.cpu2.dcache.tags.total_refs             180311                       # Total number of references to valid blocks.
-system.cpu2.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu2.dcache.tags.avg_refs           389.440605                       # Average number of references to valid blocks.
-system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.062707                       # Average occupied blocks per requestor
-system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533326                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_percent::total     0.533326                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
-system.cpu2.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu2.dcache.tags.tag_accesses           723559                       # Number of tag accesses
-system.cpu2.dcache.tags.data_accesses          723559                       # Number of data accesses
-system.cpu2.dcache.ReadReq_hits::cpu2.data       124111                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_hits::total         124111                       # number of ReadReq hits
-system.cpu2.dcache.WriteReq_hits::cpu2.data        56200                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
-system.cpu2.dcache.demand_hits::cpu2.data       180311                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_hits::total          180311                       # number of demand (read+write) hits
-system.cpu2.dcache.overall_hits::cpu2.data       180311                       # number of overall hits
-system.cpu2.dcache.overall_hits::total         180311                       # number of overall hits
-system.cpu2.dcache.ReadReq_misses::cpu2.data          324                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_misses::cpu2.data          139                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu2.dcache.demand_misses::cpu2.data          463                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu2.dcache.overall_misses::cpu2.data          463                       # number of overall misses
-system.cpu2.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     19649000                       # number of ReadReq miss cycles
-system.cpu2.dcache.ReadReq_miss_latency::total     19649000                       # number of ReadReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      8621000                       # number of WriteReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::total      8621000                       # number of WriteReq miss cycles
-system.cpu2.dcache.demand_miss_latency::cpu2.data     28270000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.demand_miss_latency::total     28270000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.overall_miss_latency::cpu2.data     28270000                       # number of overall miss cycles
-system.cpu2.dcache.overall_miss_latency::total     28270000                       # number of overall miss cycles
-system.cpu2.dcache.ReadReq_accesses::cpu2.data       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_accesses::total       124435                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::cpu2.data        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.demand_accesses::cpu2.data       180774                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_accesses::total       180774                       # number of demand (read+write) accesses
-system.cpu2.dcache.overall_accesses::cpu2.data       180774                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_accesses::total       180774                       # number of overall (read+write) accesses
-system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu2.dcache.demand_miss_rate::cpu2.data     0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu2.dcache.overall_miss_rate::cpu2.data     0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 60645.061728                       # average ReadReq miss latency
-system.cpu2.dcache.ReadReq_avg_miss_latency::total 60645.061728                       # average ReadReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 62021.582734                       # average WriteReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::total 62021.582734                       # average WriteReq miss latency
-system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 61058.315335                       # average overall miss latency
-system.cpu2.dcache.demand_avg_miss_latency::total 61058.315335                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 61058.315335                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::total 61058.315335                       # average overall miss latency
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu2.dcache.writebacks::total               29                       # number of writebacks
-system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          324                       # number of ReadReq MSHR misses
-system.cpu2.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          139                       # number of WriteReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
-system.cpu2.dcache.demand_mshr_misses::cpu2.data          463                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.overall_mshr_misses::cpu2.data          463                       # number of overall MSHR misses
-system.cpu2.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_latency::total     19325000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     27807000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::total     27807000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     27807000                       # number of overall MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::total     27807000                       # number of overall MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.002561                       # mshr miss rate for demand accesses
-system.cpu2.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
-system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.002561                       # mshr miss rate for overall accesses
-system.cpu2.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 59645.061728                       # average ReadReq mshr miss latency
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 59645.061728                       # average ReadReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 61021.582734                       # average WriteReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734                       # average WriteReq mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 60058.315335                       # average overall mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60058.315335                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 60058.315335                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60058.315335                       # average overall mshr miss latency
-system.cpu2.icache.tags.replacements              152                       # number of replacements
-system.cpu2.icache.tags.tagsinuse          216.112416                       # Cycle average of tags in use
-system.cpu2.icache.tags.total_refs             499546                       # Total number of references to valid blocks.
-system.cpu2.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu2.icache.tags.avg_refs          1078.933045                       # Average number of references to valid blocks.
-system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.tags.occ_blocks::cpu2.inst   216.112416                       # Average occupied blocks per requestor
-system.cpu2.icache.tags.occ_percent::cpu2.inst     0.422095                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_percent::total     0.422095                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
-system.cpu2.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu2.icache.tags.tag_accesses           500472                       # Number of tag accesses
-system.cpu2.icache.tags.data_accesses          500472                       # Number of data accesses
-system.cpu2.icache.ReadReq_hits::cpu2.inst       499546                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_hits::total         499546                       # number of ReadReq hits
-system.cpu2.icache.demand_hits::cpu2.inst       499546                       # number of demand (read+write) hits
-system.cpu2.icache.demand_hits::total          499546                       # number of demand (read+write) hits
-system.cpu2.icache.overall_hits::cpu2.inst       499546                       # number of overall hits
-system.cpu2.icache.overall_hits::total         499546                       # number of overall hits
-system.cpu2.icache.ReadReq_misses::cpu2.inst          463                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu2.icache.demand_misses::cpu2.inst          463                       # number of demand (read+write) misses
-system.cpu2.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu2.icache.overall_misses::cpu2.inst          463                       # number of overall misses
-system.cpu2.icache.overall_misses::total          463                       # number of overall misses
-system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     25788500                       # number of ReadReq miss cycles
-system.cpu2.icache.ReadReq_miss_latency::total     25788500                       # number of ReadReq miss cycles
-system.cpu2.icache.demand_miss_latency::cpu2.inst     25788500                       # number of demand (read+write) miss cycles
-system.cpu2.icache.demand_miss_latency::total     25788500                       # number of demand (read+write) miss cycles
-system.cpu2.icache.overall_miss_latency::cpu2.inst     25788500                       # number of overall miss cycles
-system.cpu2.icache.overall_miss_latency::total     25788500                       # number of overall miss cycles
-system.cpu2.icache.ReadReq_accesses::cpu2.inst       500009                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_accesses::total       500009                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.demand_accesses::cpu2.inst       500009                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_accesses::total       500009                       # number of demand (read+write) accesses
-system.cpu2.icache.overall_accesses::cpu2.inst       500009                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_accesses::total       500009                       # number of overall (read+write) accesses
-system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000926                       # miss rate for demand accesses
-system.cpu2.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000926                       # miss rate for overall accesses
-system.cpu2.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 55698.704104                       # average ReadReq miss latency
-system.cpu2.icache.ReadReq_avg_miss_latency::total 55698.704104                       # average ReadReq miss latency
-system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 55698.704104                       # average overall miss latency
-system.cpu2.icache.demand_avg_miss_latency::total 55698.704104                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 55698.704104                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::total 55698.704104                       # average overall miss latency
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu2.icache.writebacks::total              152                       # number of writebacks
-system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          463                       # number of ReadReq MSHR misses
-system.cpu2.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
-system.cpu2.icache.demand_mshr_misses::cpu2.inst          463                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.overall_mshr_misses::cpu2.inst          463                       # number of overall MSHR misses
-system.cpu2.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     25325500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_latency::total     25325500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     25325500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::total     25325500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     25325500                       # number of overall MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::total     25325500                       # number of overall MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for demand accesses
-system.cpu2.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
-system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000926                       # mshr miss rate for overall accesses
-system.cpu2.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 54698.704104                       # average ReadReq mshr miss latency
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 54698.704104                       # average ReadReq mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 54698.704104                       # average overall mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::total 54698.704104                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 54698.704104                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::total 54698.704104                       # average overall mshr miss latency
-system.cpu3.dtb.fetch_hits                          0                       # ITB hits
-system.cpu3.dtb.fetch_misses                        0                       # ITB misses
-system.cpu3.dtb.fetch_acv                           0                       # ITB acv
-system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
-system.cpu3.dtb.read_hits                      124433                       # DTB read hits
-system.cpu3.dtb.read_misses                         8                       # DTB read misses
-system.cpu3.dtb.read_acv                            0                       # DTB read access violations
-system.cpu3.dtb.read_accesses                  124441                       # DTB read accesses
-system.cpu3.dtb.write_hits                      56339                       # DTB write hits
-system.cpu3.dtb.write_misses                       10                       # DTB write misses
-system.cpu3.dtb.write_acv                           0                       # DTB write access violations
-system.cpu3.dtb.write_accesses                  56349                       # DTB write accesses
-system.cpu3.dtb.data_hits                      180772                       # DTB hits
-system.cpu3.dtb.data_misses                        18                       # DTB misses
-system.cpu3.dtb.data_acv                            0                       # DTB access violations
-system.cpu3.dtb.data_accesses                  180790                       # DTB accesses
-system.cpu3.itb.fetch_hits                     500006                       # ITB hits
-system.cpu3.itb.fetch_misses                       13                       # ITB misses
-system.cpu3.itb.fetch_acv                           0                       # ITB acv
-system.cpu3.itb.fetch_accesses                 500019                       # ITB accesses
-system.cpu3.itb.read_hits                           0                       # DTB read hits
-system.cpu3.itb.read_misses                         0                       # DTB read misses
-system.cpu3.itb.read_acv                            0                       # DTB read access violations
-system.cpu3.itb.read_accesses                       0                       # DTB read accesses
-system.cpu3.itb.write_hits                          0                       # DTB write hits
-system.cpu3.itb.write_misses                        0                       # DTB write misses
-system.cpu3.itb.write_acv                           0                       # DTB write access violations
-system.cpu3.itb.write_accesses                      0                       # DTB write accesses
-system.cpu3.itb.data_hits                           0                       # DTB hits
-system.cpu3.itb.data_misses                         0                       # DTB misses
-system.cpu3.itb.data_acv                            0                       # DTB access violations
-system.cpu3.itb.data_accesses                       0                       # DTB accesses
-system.cpu3.workload.num_syscalls                  18                       # Number of system calls
-system.cpu3.numCycles                         1467829                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.committedInsts                     499987                       # Number of instructions committed
-system.cpu3.committedOps                       499987                       # Number of ops (including micro ops) committed
-system.cpu3.num_int_alu_accesses               474675                       # Number of integer alu accesses
-system.cpu3.num_fp_alu_accesses                    32                       # Number of float alu accesses
-system.cpu3.num_func_calls                      14357                       # number of times a function call or return occured
-system.cpu3.num_conditional_control_insts        38179                       # number of instructions that are conditional controls
-system.cpu3.num_int_insts                      474675                       # number of integer instructions
-system.cpu3.num_fp_insts                           32                       # number of float instructions
-system.cpu3.num_int_register_reads             654265                       # number of times the integer registers were read
-system.cpu3.num_int_register_writes            371530                       # number of times the integer registers were written
-system.cpu3.num_fp_register_reads                  32                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                 16                       # number of times the floating registers were written
-system.cpu3.num_mem_refs                       180790                       # number of memory refs
-system.cpu3.num_load_insts                     124441                       # Number of load instructions
-system.cpu3.num_store_insts                     56349                       # Number of store instructions
-system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
-system.cpu3.num_busy_cycles                   1467829                       # Number of busy cycles
-system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
-system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
-system.cpu3.Branches                            59022                       # Number of branches fetched
-system.cpu3.op_class::No_OpClass                18814      3.76%      3.76% # Class of executed instruction
-system.cpu3.op_class::IntAlu                   300377     60.07%     63.84% # Class of executed instruction
-system.cpu3.op_class::IntMult                      10      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::IntDiv                        0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatAdd                     10      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatCmp                      2      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatCvt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatMult                     2      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatDiv                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::FloatSqrt                     0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAdd                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAddAcc                    0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdAlu                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdCmp                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdCvt                       0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMisc                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMult                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdMultAcc                   0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdShift                     0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdShiftAcc                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdSqrt                      0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAdd                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAlu                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCmp                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCvt                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatDiv                  0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMisc                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMult                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     63.84% # Class of executed instruction
-system.cpu3.op_class::MemRead                  124441     24.89%     88.73% # Class of executed instruction
-system.cpu3.op_class::MemWrite                  56349     11.27%    100.00% # Class of executed instruction
-system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::total                    500005                       # Class of executed instruction
-system.cpu3.dcache.tags.replacements               61                       # number of replacements
-system.cpu3.dcache.tags.tagsinuse          273.059955                       # Cycle average of tags in use
-system.cpu3.dcache.tags.total_refs             180309                       # Total number of references to valid blocks.
-system.cpu3.dcache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu3.dcache.tags.avg_refs           389.436285                       # Average number of references to valid blocks.
-system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.tags.occ_blocks::cpu3.data   273.059955                       # Average occupied blocks per requestor
-system.cpu3.dcache.tags.occ_percent::cpu3.data     0.533320                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_percent::total     0.533320                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_task_id_blocks::1024          402                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
-system.cpu3.dcache.tags.occ_task_id_percent::1024     0.785156                       # Percentage of cache occupancy per task id
-system.cpu3.dcache.tags.tag_accesses           723551                       # Number of tag accesses
-system.cpu3.dcache.tags.data_accesses          723551                       # Number of data accesses
-system.cpu3.dcache.ReadReq_hits::cpu3.data       124109                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_hits::total         124109                       # number of ReadReq hits
-system.cpu3.dcache.WriteReq_hits::cpu3.data        56200                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_hits::total         56200                       # number of WriteReq hits
-system.cpu3.dcache.demand_hits::cpu3.data       180309                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_hits::total          180309                       # number of demand (read+write) hits
-system.cpu3.dcache.overall_hits::cpu3.data       180309                       # number of overall hits
-system.cpu3.dcache.overall_hits::total         180309                       # number of overall hits
-system.cpu3.dcache.ReadReq_misses::cpu3.data          324                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_misses::total          324                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_misses::cpu3.data          139                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_misses::total          139                       # number of WriteReq misses
-system.cpu3.dcache.demand_misses::cpu3.data          463                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu3.dcache.overall_misses::cpu3.data          463                       # number of overall misses
-system.cpu3.dcache.overall_misses::total          463                       # number of overall misses
-system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     19649500                       # number of ReadReq miss cycles
-system.cpu3.dcache.ReadReq_miss_latency::total     19649500                       # number of ReadReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      8621000                       # number of WriteReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::total      8621000                       # number of WriteReq miss cycles
-system.cpu3.dcache.demand_miss_latency::cpu3.data     28270500                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.demand_miss_latency::total     28270500                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.overall_miss_latency::cpu3.data     28270500                       # number of overall miss cycles
-system.cpu3.dcache.overall_miss_latency::total     28270500                       # number of overall miss cycles
-system.cpu3.dcache.ReadReq_accesses::cpu3.data       124433                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_accesses::total       124433                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::cpu3.data        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::total        56339                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.demand_accesses::cpu3.data       180772                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_accesses::total       180772                       # number of demand (read+write) accesses
-system.cpu3.dcache.overall_accesses::cpu3.data       180772                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_accesses::total       180772                       # number of overall (read+write) accesses
-system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_miss_rate::total     0.002604                       # miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::total     0.002467                       # miss rate for WriteReq accesses
-system.cpu3.dcache.demand_miss_rate::cpu3.data     0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.demand_miss_rate::total     0.002561                       # miss rate for demand accesses
-system.cpu3.dcache.overall_miss_rate::cpu3.data     0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.overall_miss_rate::total     0.002561                       # miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 60646.604938                       # average ReadReq miss latency
-system.cpu3.dcache.ReadReq_avg_miss_latency::total 60646.604938                       # average ReadReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 62021.582734                       # average WriteReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::total 62021.582734                       # average WriteReq miss latency
-system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 61059.395248                       # average overall miss latency
-system.cpu3.dcache.demand_avg_miss_latency::total 61059.395248                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 61059.395248                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::total 61059.395248                       # average overall miss latency
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.writebacks::writebacks           29                       # number of writebacks
-system.cpu3.dcache.writebacks::total               29                       # number of writebacks
-system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          324                       # number of ReadReq MSHR misses
-system.cpu3.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          139                       # number of WriteReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::total          139                       # number of WriteReq MSHR misses
-system.cpu3.dcache.demand_mshr_misses::cpu3.data          463                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.overall_mshr_misses::cpu3.data          463                       # number of overall MSHR misses
-system.cpu3.dcache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     19325500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19325500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::total      8482000                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     27807500                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::total     27807500                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     27807500                       # number of overall MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::total     27807500                       # number of overall MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.002467                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.002561                       # mshr miss rate for demand accesses
-system.cpu3.dcache.demand_mshr_miss_rate::total     0.002561                       # mshr miss rate for demand accesses
-system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.002561                       # mshr miss rate for overall accesses
-system.cpu3.dcache.overall_mshr_miss_rate::total     0.002561                       # mshr miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 59646.604938                       # average ReadReq mshr miss latency
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 59646.604938                       # average ReadReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 61021.582734                       # average WriteReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61021.582734                       # average WriteReq mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 60059.395248                       # average overall mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::total 60059.395248                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 60059.395248                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::total 60059.395248                       # average overall mshr miss latency
-system.cpu3.icache.tags.replacements              152                       # number of replacements
-system.cpu3.icache.tags.tagsinuse          216.110261                       # Cycle average of tags in use
-system.cpu3.icache.tags.total_refs             499543                       # Total number of references to valid blocks.
-system.cpu3.icache.tags.sampled_refs              463                       # Sample count of references to valid blocks.
-system.cpu3.icache.tags.avg_refs          1078.926566                       # Average number of references to valid blocks.
-system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.tags.occ_blocks::cpu3.inst   216.110261                       # Average occupied blocks per requestor
-system.cpu3.icache.tags.occ_percent::cpu3.inst     0.422090                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_percent::total     0.422090                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
-system.cpu3.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
-system.cpu3.icache.tags.tag_accesses           500469                       # Number of tag accesses
-system.cpu3.icache.tags.data_accesses          500469                       # Number of data accesses
-system.cpu3.icache.ReadReq_hits::cpu3.inst       499543                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_hits::total         499543                       # number of ReadReq hits
-system.cpu3.icache.demand_hits::cpu3.inst       499543                       # number of demand (read+write) hits
-system.cpu3.icache.demand_hits::total          499543                       # number of demand (read+write) hits
-system.cpu3.icache.overall_hits::cpu3.inst       499543                       # number of overall hits
-system.cpu3.icache.overall_hits::total         499543                       # number of overall hits
-system.cpu3.icache.ReadReq_misses::cpu3.inst          463                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu3.icache.demand_misses::cpu3.inst          463                       # number of demand (read+write) misses
-system.cpu3.icache.demand_misses::total           463                       # number of demand (read+write) misses
-system.cpu3.icache.overall_misses::cpu3.inst          463                       # number of overall misses
-system.cpu3.icache.overall_misses::total          463                       # number of overall misses
-system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     25793000                       # number of ReadReq miss cycles
-system.cpu3.icache.ReadReq_miss_latency::total     25793000                       # number of ReadReq miss cycles
-system.cpu3.icache.demand_miss_latency::cpu3.inst     25793000                       # number of demand (read+write) miss cycles
-system.cpu3.icache.demand_miss_latency::total     25793000                       # number of demand (read+write) miss cycles
-system.cpu3.icache.overall_miss_latency::cpu3.inst     25793000                       # number of overall miss cycles
-system.cpu3.icache.overall_miss_latency::total     25793000                       # number of overall miss cycles
-system.cpu3.icache.ReadReq_accesses::cpu3.inst       500006                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_accesses::total       500006                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.demand_accesses::cpu3.inst       500006                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_accesses::total       500006                       # number of demand (read+write) accesses
-system.cpu3.icache.overall_accesses::cpu3.inst       500006                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_accesses::total       500006                       # number of overall (read+write) accesses
-system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_miss_rate::total     0.000926                       # miss rate for ReadReq accesses
-system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000926                       # miss rate for demand accesses
-system.cpu3.icache.demand_miss_rate::total     0.000926                       # miss rate for demand accesses
-system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000926                       # miss rate for overall accesses
-system.cpu3.icache.overall_miss_rate::total     0.000926                       # miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 55708.423326                       # average ReadReq miss latency
-system.cpu3.icache.ReadReq_avg_miss_latency::total 55708.423326                       # average ReadReq miss latency
-system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 55708.423326                       # average overall miss latency
-system.cpu3.icache.demand_avg_miss_latency::total 55708.423326                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 55708.423326                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::total 55708.423326                       # average overall miss latency
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.writebacks::writebacks          152                       # number of writebacks
-system.cpu3.icache.writebacks::total              152                       # number of writebacks
-system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          463                       # number of ReadReq MSHR misses
-system.cpu3.icache.ReadReq_mshr_misses::total          463                       # number of ReadReq MSHR misses
-system.cpu3.icache.demand_mshr_misses::cpu3.inst          463                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.demand_mshr_misses::total          463                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.overall_mshr_misses::cpu3.inst          463                       # number of overall MSHR misses
-system.cpu3.icache.overall_mshr_misses::total          463                       # number of overall MSHR misses
-system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     25330000                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_latency::total     25330000                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     25330000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::total     25330000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     25330000                       # number of overall MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::total     25330000                       # number of overall MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000926                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for demand accesses
-system.cpu3.icache.demand_mshr_miss_rate::total     0.000926                       # mshr miss rate for demand accesses
-system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000926                       # mshr miss rate for overall accesses
-system.cpu3.icache.overall_mshr_miss_rate::total     0.000926                       # mshr miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 54708.423326                       # average ReadReq mshr miss latency
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54708.423326                       # average ReadReq mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 54708.423326                       # average overall mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::total 54708.423326                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 54708.423326                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::total 54708.423326                       # average overall mshr miss latency
-system.l2c.tags.replacements                        0                       # number of replacements
-system.l2c.tags.tagsinuse                 1940.317854                       # Cycle average of tags in use
-system.l2c.tags.total_refs                       1068                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                     2932                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     0.364256                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks      17.170012                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst      264.661885                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data      216.132475                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst      264.659128                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data      216.130297                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst      264.656363                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data      216.128138                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst      264.653570                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data      216.125986                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.000262                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.004038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.003298                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.004038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.003298                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.004038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.003298                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.004038                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.003298                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.029607                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024         2932                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2         2904                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.044739                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                    39936                       # Number of tag accesses
-system.l2c.tags.data_accesses                   39936                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks          116                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total             116                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks          608                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total             608                       # number of WritebackClean hits
-system.l2c.ReadCleanReq_hits::cpu0.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst            60                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total               240                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total               36                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst                  60                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                     276                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu0.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu1.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu2.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst                 60                       # number of overall hits
-system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
-system.l2c.overall_hits::total                    276                       # number of overall hits
-system.l2c.ReadExReq_misses::cpu0.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data            139                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                556                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst          403                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total            1612                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data          315                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total           1260                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst               403                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data               454                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                  3428                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu0.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu1.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu2.data              454                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst              403                       # number of overall misses
-system.l2c.overall_misses::cpu3.data              454                       # number of overall misses
-system.l2c.overall_misses::total                 3428                       # number of overall misses
-system.l2c.ReadExReq_miss_latency::cpu0.data      8272000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data      8272500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data      8272000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu3.data      8272500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total     33089000                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst     23984000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst     23989500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst     23995500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu3.inst     24001000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total     95970000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data     18743500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data     18743500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data     18743500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu3.data     18744000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total     74974500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.inst     23984000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data     27015500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst     23989500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data     27016000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst     23995500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data     27015500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.inst     24001000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.data     27016500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total       204033500                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.inst     23984000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data     27015500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst     23989500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data     27016000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst     23995500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data     27015500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.inst     24001000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.data     27016500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total      204033500                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks          116                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total          116                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks          608                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total          608                       # number of WritebackClean accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data          139                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              556                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst          463                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total          1852                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data          324                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total         1296                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data             463                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                3704                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data            463                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               3704                       # number of overall (read+write) accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.870410                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.972222                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.870410                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.980562                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.925486                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.870410                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.980562                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.925486                       # miss rate for overall accesses
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 59510.791367                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 59514.388489                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 59510.791367                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu3.data 59514.388489                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 59512.589928                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 59513.647643                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 59527.295285                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 59542.183623                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 59555.831266                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 59534.739454                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 59503.174603                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data 59503.174603                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 59503.174603                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 59504.761905                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 59503.571429                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 59513.647643                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 59505.506608                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 59527.295285                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 59506.607930                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 59542.183623                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 59505.506608                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.inst 59555.831266                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.data 59507.709251                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 59519.690782                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 59513.647643                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 59505.506608                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 59527.295285                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 59506.607930                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 59542.183623                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 59505.506608                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.inst 59555.831266                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.data 59507.709251                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 59519.690782                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
-system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.ReadExReq_mshr_misses::cpu0.data          139                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data          139                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data          139                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu3.data          139                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total           556                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst          403                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst          403                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst          403                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu3.inst          403                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total         1612                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data          315                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data          315                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data          315                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu3.data          315                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total         1260                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst          403                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data          454                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst          403                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data          454                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst          403                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data          454                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.inst          403                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.data          454                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total             3428                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst          403                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data          454                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst          403                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data          454                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst          403                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data          454                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.inst          403                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.data          454                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total            3428                       # number of overall MSHR misses
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data      6882000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data      6882500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data      6882000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu3.data      6882500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total     27529000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst     19954000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst     19959500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst     19965500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst     19971000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total     79850000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data     15593500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data     15593500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data     15593500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data     15594000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total     62374500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst     19954000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data     22475500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst     19959500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data     22476000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst     19965500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data     22475500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.inst     19971000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.data     22476500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total    169753500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst     19954000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data     22475500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst     19959500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data     22476000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst     19965500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data     22475500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.inst     19971000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.data     22476500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total    169753500                       # number of overall MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.870410                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.972222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.972222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.972222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.972222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.972222                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.980562                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.980562                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.980562                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.data     0.980562                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.925486                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.870410                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.980562                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.870410                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.980562                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.870410                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.980562                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.inst     0.870410                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.data     0.980562                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.925486                       # mshr miss rate for overall accesses
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 49510.791367                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 49514.388489                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 49510.791367                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 49514.388489                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 49512.589928                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 49513.647643                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 49527.295285                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 49542.183623                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 49555.831266                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 49534.739454                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 49503.174603                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 49503.174603                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 49503.174603                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 49504.761905                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 49503.571429                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 49513.647643                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 49505.506608                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 49527.295285                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data 49506.607930                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 49542.183623                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 49505.506608                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.inst 49555.831266                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.data 49507.709251                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 49519.690782                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 49513.647643                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 49505.506608                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 49527.295285                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data 49506.607930                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 49542.183623                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 49505.506608                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.inst 49555.831266                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.data 49507.709251                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 49519.690782                       # average overall mshr miss latency
-system.membus.trans_dist::ReadResp               2872                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          2872                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port         6856                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   6856                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port       219392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  219392                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              3442                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3442    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                3442                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             3471468                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           17140000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              2.3                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests         4556                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests          852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadResp              3148                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty          116                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean          608                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict             128                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq              556                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp             556                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq          1852                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq         1296                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side         1078                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side          987                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total                  8260                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side        31488                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total                 283392                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                               0                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples             3704                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean                   0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev                  0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                   3704    100.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::max_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total               3704                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy            3002000                       # Layer occupancy (ticks)
-system.toL2Bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer0.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer1.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer2.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer3.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer4.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer4.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer5.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer5.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer6.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer6.utilization             0.1                       # Layer utilization (%)
-system.toL2Bus.respLayer7.occupancy            694500                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer7.utilization             0.1                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
index d462b7494..e69de29bb 100644
--- a/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/quick/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.199332                       # Number of seconds simulated
-sim_ticks                                199332411500                       # Number of ticks simulated
-final_tick                               199332411500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1276946                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1276946                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              638473293                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 226984                       # Number of bytes of host memory used
-host_seconds                                   312.20                       # Real time elapsed on the host
-sim_insts                                   398664595                       # Number of instructions simulated
-sim_ops                                     398664595                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        1594658604                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         662449271                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           2257107875                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   1594658604                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      1594658604                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data      492356798                       # Number of bytes written to this memory
-system.physmem.bytes_written::total         492356798                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          398664651                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           94754489                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             493419140                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          73520729                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             73520729                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999996548                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           3323339471                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             11323336020                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999996548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999996548                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          2470028804                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             2470028804                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999996548                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          5793368275                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13793364824                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     94754489                       # DTB read hits
-system.cpu.dtb.read_misses                         21                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 94754510                       # DTB read accesses
-system.cpu.dtb.write_hits                    73520729                       # DTB write hits
-system.cpu.dtb.write_misses                        35                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                73520764                       # DTB write accesses
-system.cpu.dtb.data_hits                    168275218                       # DTB hits
-system.cpu.dtb.data_misses                         56                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                168275274                       # DTB accesses
-system.cpu.itb.fetch_hits                   398664651                       # ITB hits
-system.cpu.itb.fetch_misses                       173                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses               398664824                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  215                       # Number of system calls
-system.cpu.numCycles                        398664824                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   398664595                       # Number of instructions committed
-system.cpu.committedOps                     398664595                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             316365907                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses              155295119                       # Number of float alu accesses
-system.cpu.num_func_calls                    16015498                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     25997787                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    316365907                       # number of integer instructions
-system.cpu.num_fp_insts                     155295119                       # number of float instructions
-system.cpu.num_int_register_reads           372938760                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          159335860                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads            151776196                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes           100196481                       # number of times the floating registers were written
-system.cpu.num_mem_refs                     168275274                       # number of memory refs
-system.cpu.num_load_insts                    94754510                       # Number of load instructions
-system.cpu.num_store_insts                   73520764                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  398664824                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          44587532                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              23123356      5.80%      5.80% # Class of executed instruction
-system.cpu.op_class::IntAlu                 141652555     35.53%     41.33% # Class of executed instruction
-system.cpu.op_class::IntMult                  2124322      0.53%     41.86% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     41.86% # Class of executed instruction
-system.cpu.op_class::FloatAdd                35620060      8.93%     50.80% # Class of executed instruction
-system.cpu.op_class::FloatCmp                 7072549      1.77%     52.57% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2735231      0.69%     53.26% # Class of executed instruction
-system.cpu.op_class::FloatMult               16498021      4.14%     57.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                 1563283      0.39%     57.79% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.79% # Class of executed instruction
-system.cpu.op_class::MemRead                 94754510     23.77%     81.56% # Class of executed instruction
-system.cpu.op_class::MemWrite                73520764     18.44%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  398664651                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           493419140                       # Transaction distribution
-system.membus.trans_dist::ReadResp          493419140                       # Transaction distribution
-system.membus.trans_dist::WriteReq           73520729                       # Transaction distribution
-system.membus.trans_dist::WriteResp          73520729                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    797329302                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    336550436                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total             1133879738                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   1594658604                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port   1154806069                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              2749464673                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         566939869                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.703187                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.456853                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0               168275218     29.68%     29.68% # Request fanout histogram
-system.membus.snoop_fanout::1               398664651     70.32%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           566939869                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
index d612f6415..e69de29bb 100644
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
@@ -1,2892 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000126                       # Number of seconds simulated
-sim_ticks                                   125889000                       # Number of ticks simulated
-final_tick                                  125889000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 196054                       # Simulator instruction rate (inst/s)
-host_op_rate                                   196054                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                               21072637                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 267156                       # Number of bytes of host memory used
-host_seconds                                     5.97                       # Real time elapsed on the host
-sim_insts                                     1171234                       # Number of instructions simulated
-sim_ops                                       1171234                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst            24000                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data            10880                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst             1536                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data              896                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst             5824                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data             1344                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst              256                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data              960                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                45696                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst        24000                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst         1536                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst         5824                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst          256                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           31616                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu0.inst               375                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data               170                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst                24                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data                14                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst                91                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data                21                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst                 4                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data                15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   714                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu0.inst           190644139                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            86425343                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst            12201225                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data             7117381                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst            46262978                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data            10676072                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst             2033537                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data             7625766                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               362986440                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst      190644139                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst       12201225                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst       46262978                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst        2033537                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          251141879                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst          190644139                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           86425343                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst           12201225                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data            7117381                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst           46262978                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data           10676072                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst            2033537                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data            7625766                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              362986440                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs                           714                       # Number of read requests accepted
-system.physmem.writeReqs                            0                       # Number of write requests accepted
-system.physmem.readBursts                         714                       # Number of DRAM read bursts, including those serviced by the write queue
-system.physmem.writeBursts                          0                       # Number of DRAM write bursts, including those merged in the write queue
-system.physmem.bytesReadDRAM                    45696                       # Total number of bytes read from DRAM
-system.physmem.bytesReadWrQ                         0                       # Total number of bytes read from write queue
-system.physmem.bytesWritten                         0                       # Total number of bytes written to DRAM
-system.physmem.bytesReadSys                     45696                       # Total read bytes from the system interface side
-system.physmem.bytesWrittenSys                      0                       # Total written bytes from the system interface side
-system.physmem.servicedByWrQ                        0                       # Number of DRAM read bursts serviced by the write queue
-system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
-system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
-system.physmem.perBankRdBursts::0                 120                       # Per bank write bursts
-system.physmem.perBankRdBursts::1                  45                       # Per bank write bursts
-system.physmem.perBankRdBursts::2                  34                       # Per bank write bursts
-system.physmem.perBankRdBursts::3                  62                       # Per bank write bursts
-system.physmem.perBankRdBursts::4                  68                       # Per bank write bursts
-system.physmem.perBankRdBursts::5                  28                       # Per bank write bursts
-system.physmem.perBankRdBursts::6                  19                       # Per bank write bursts
-system.physmem.perBankRdBursts::7                  28                       # Per bank write bursts
-system.physmem.perBankRdBursts::8                   7                       # Per bank write bursts
-system.physmem.perBankRdBursts::9                  31                       # Per bank write bursts
-system.physmem.perBankRdBursts::10                 23                       # Per bank write bursts
-system.physmem.perBankRdBursts::11                 13                       # Per bank write bursts
-system.physmem.perBankRdBursts::12                 69                       # Per bank write bursts
-system.physmem.perBankRdBursts::13                 47                       # Per bank write bursts
-system.physmem.perBankRdBursts::14                 19                       # Per bank write bursts
-system.physmem.perBankRdBursts::15                101                       # Per bank write bursts
-system.physmem.perBankWrBursts::0                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::1                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::2                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::3                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::4                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::5                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::6                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::7                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::8                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::9                   0                       # Per bank write bursts
-system.physmem.perBankWrBursts::10                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::11                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::12                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::13                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::14                  0                       # Per bank write bursts
-system.physmem.perBankWrBursts::15                  0                       # Per bank write bursts
-system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
-system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
-system.physmem.totGap                       125655000                       # Total gap between requests
-system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
-system.physmem.readPktSize::6                     714                       # Read request sizes (log2)
-system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
-system.physmem.writePktSize::6                      0                       # Write request sizes (log2)
-system.physmem.rdQLenPdf::0                       431                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::1                       209                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::2                        54                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::3                        16                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::4                         3                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::5                         1                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
-system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
-system.physmem.wrQLenPdf::0                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::1                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::2                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::3                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::4                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::5                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::6                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::7                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::8                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::9                         0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::10                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::11                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::12                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::13                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::14                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::15                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::16                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::17                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::18                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::19                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::20                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::21                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::22                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::23                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::24                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::25                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::26                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::27                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::28                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::29                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::30                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::31                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::32                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::33                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::34                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::35                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::36                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::37                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::38                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::39                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::40                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::41                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::42                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::43                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
-system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
-system.physmem.bytesPerActivate::samples          181                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::mean      245.392265                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::gmean     162.885057                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::stdev     238.848920                       # Bytes accessed per row activation
-system.physmem.bytesPerActivate::0-127             70     38.67%     38.67% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::128-255           41     22.65%     61.33% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::256-383           29     16.02%     77.35% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::384-511           15      8.29%     85.64% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::512-639            9      4.97%     90.61% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::640-767            7      3.87%     94.48% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::768-895            3      1.66%     96.13% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::896-1023            2      1.10%     97.24% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::1024-1151            5      2.76%    100.00% # Bytes accessed per row activation
-system.physmem.bytesPerActivate::total            181                       # Bytes accessed per row activation
-system.physmem.totQLat                        8022250                       # Total ticks spent queuing
-system.physmem.totMemAccLat                  21409750                       # Total ticks spent from burst creation until serviced by the DRAM
-system.physmem.totBusLat                      3570000                       # Total ticks spent in databus transfers
-system.physmem.avgQLat                       11235.64                       # Average queueing delay per DRAM burst
-system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
-system.physmem.avgMemAccLat                  29985.64                       # Average memory access latency per DRAM burst
-system.physmem.avgRdBW                         362.99                       # Average DRAM read bandwidth in MiByte/s
-system.physmem.avgWrBW                           0.00                       # Average achieved write bandwidth in MiByte/s
-system.physmem.avgRdBWSys                      362.99                       # Average system read bandwidth in MiByte/s
-system.physmem.avgWrBWSys                        0.00                       # Average system write bandwidth in MiByte/s
-system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
-system.physmem.busUtil                           2.84                       # Data bus utilization in percentage
-system.physmem.busUtilRead                       2.84                       # Data bus utilization in percentage for reads
-system.physmem.busUtilWrite                      0.00                       # Data bus utilization in percentage for writes
-system.physmem.avgRdQLen                         1.25                       # Average read queue length when enqueuing
-system.physmem.avgWrQLen                         0.00                       # Average write queue length when enqueuing
-system.physmem.readRowHits                        529                       # Number of row buffer hits during reads
-system.physmem.writeRowHits                         0                       # Number of row buffer hits during writes
-system.physmem.readRowHitRate                   74.09                       # Row buffer hit rate for reads
-system.physmem.writeRowHitRate                    nan                       # Row buffer hit rate for writes
-system.physmem.avgGap                       175987.39                       # Average gap between requests
-system.physmem.pageHitRate                      74.09                       # Row buffer hit rate, read and write combined
-system.physmem_0.actEnergy                     914760                       # Energy for activate commands per rank (pJ)
-system.physmem_0.preEnergy                     499125                       # Energy for precharge commands per rank (pJ)
-system.physmem_0.readEnergy                   3088800                       # Energy for read commands per rank (pJ)
-system.physmem_0.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_0.refreshEnergy                8136960                       # Energy for refresh commands per rank (pJ)
-system.physmem_0.actBackEnergy               61236810                       # Energy for active background per rank (pJ)
-system.physmem_0.preBackEnergy               21187500                       # Energy for precharge background per rank (pJ)
-system.physmem_0.totalEnergy                 95063955                       # Total energy per rank (pJ)
-system.physmem_0.averagePower              761.486343                       # Core power per rank (mW)
-system.physmem_0.memoryStateTime::IDLE       34878500                       # Time in different power states
-system.physmem_0.memoryStateTime::REF         4160000                       # Time in different power states
-system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT        85815250                       # Time in different power states
-system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.physmem_1.actEnergy                     453600                       # Energy for activate commands per rank (pJ)
-system.physmem_1.preEnergy                     247500                       # Energy for precharge commands per rank (pJ)
-system.physmem_1.readEnergy                   2324400                       # Energy for read commands per rank (pJ)
-system.physmem_1.writeEnergy                        0                       # Energy for write commands per rank (pJ)
-system.physmem_1.refreshEnergy                8136960                       # Energy for refresh commands per rank (pJ)
-system.physmem_1.actBackEnergy               43234785                       # Energy for active background per rank (pJ)
-system.physmem_1.preBackEnergy               36978750                       # Energy for precharge background per rank (pJ)
-system.physmem_1.totalEnergy                 91375995                       # Total energy per rank (pJ)
-system.physmem_1.averagePower              731.944849                       # Core power per rank (mW)
-system.physmem_1.memoryStateTime::IDLE       61171750                       # Time in different power states
-system.physmem_1.memoryStateTime::REF         4160000                       # Time in different power states
-system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT        59522000                       # Time in different power states
-system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
-system.cpu0.branchPred.lookups                  99978                       # Number of BP lookups
-system.cpu0.branchPred.condPredicted            95393                       # Number of conditional branches predicted
-system.cpu0.branchPred.condIncorrect             1592                       # Number of conditional branches incorrect
-system.cpu0.branchPred.BTBLookups               97255                       # Number of BTB lookups
-system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
-system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
-system.cpu0.branchPred.usedRAS                   1133                       # Number of times the RAS was used to get a target.
-system.cpu0.branchPred.RASInCorrect               128                       # Number of incorrect RAS predictions.
-system.cpu0.branchPred.indirectLookups          97255                       # Number of indirect predictor lookups.
-system.cpu0.branchPred.indirectHits             89772                       # Number of indirect target hits.
-system.cpu0.branchPred.indirectMisses            7483                       # Number of indirect misses.
-system.cpu0.branchPredindirectMispredicted         1066                       # Number of mispredicted indirect branches.
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu0.workload.num_syscalls                  89                       # Number of system calls
-system.cpu0.numCycles                          251779                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.fetch.icacheStallCycles             22796                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu0.fetch.Insts                        589750                       # Number of instructions fetch has processed
-system.cpu0.fetch.Branches                      99978                       # Number of branches that fetch encountered
-system.cpu0.fetch.predictedBranches             90905                       # Number of branches that fetch has predicted taken
-system.cpu0.fetch.Cycles                       197463                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu0.fetch.SquashCycles                   3483                       # Number of cycles fetch has spent squashing
-system.cpu0.fetch.TlbCycles                        64                       # Number of cycles fetch has spent waiting for tlb
-system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu0.fetch.PendingTrapStallCycles         2183                       # Number of stall cycles due to pending traps
-system.cpu0.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
-system.cpu0.fetch.CacheLines                     8051                       # Number of cache lines fetched
-system.cpu0.fetch.IcacheSquashes                  854                       # Number of outstanding Icache misses that were squashed
-system.cpu0.fetch.ItlbSquashes                      1                       # Number of outstanding ITLB misses that were squashed
-system.cpu0.fetch.rateDist::samples            224259                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::mean             2.629772                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::stdev            2.263592                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::0                   34588     15.42%     15.42% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::1                   92788     41.38%     56.80% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::2                     690      0.31%     57.11% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::3                    1001      0.45%     57.55% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::4                     509      0.23%     57.78% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::5                   88318     39.38%     97.16% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::6                     733      0.33%     97.49% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::7                     501      0.22%     97.71% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::8                    5131      2.29%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.rateDist::total              224259                       # Number of instructions fetched each cycle (Total)
-system.cpu0.fetch.branchRate                 0.397086                       # Number of branch fetches per cycle
-system.cpu0.fetch.rate                       2.342332                       # Number of inst fetches per cycle
-system.cpu0.decode.IdleCycles                   17767                       # Number of cycles decode is idle
-system.cpu0.decode.BlockedCycles                19916                       # Number of cycles decode is blocked
-system.cpu0.decode.RunCycles                   184006                       # Number of cycles decode is running
-system.cpu0.decode.UnblockCycles                  829                       # Number of cycles decode is unblocking
-system.cpu0.decode.SquashCycles                  1741                       # Number of cycles decode is squashing
-system.cpu0.decode.DecodedInsts                571897                       # Number of instructions handled by decode
-system.cpu0.rename.SquashCycles                  1741                       # Number of cycles rename is squashing
-system.cpu0.rename.IdleCycles                   18447                       # Number of cycles rename is idle
-system.cpu0.rename.BlockCycles                   2370                       # Number of cycles rename is blocking
-system.cpu0.rename.serializeStallCycles         16226                       # count of cycles rename stalled for serializing inst
-system.cpu0.rename.RunCycles                   184143                       # Number of cycles rename is running
-system.cpu0.rename.UnblockCycles                 1332                       # Number of cycles rename is unblocking
-system.cpu0.rename.RenamedInsts                566816                       # Number of instructions processed by rename
-system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
-system.cpu0.rename.LQFullEvents                    11                       # Number of times rename has blocked due to LQ full
-system.cpu0.rename.SQFullEvents                   855                       # Number of times rename has blocked due to SQ full
-system.cpu0.rename.RenamedOperands             387804                       # Number of destination operands rename has renamed
-system.cpu0.rename.RenameLookups              1129387                       # Number of register rename lookups that rename has made
-system.cpu0.rename.int_rename_lookups          853087                       # Number of integer rename lookups
-system.cpu0.rename.fp_rename_lookups                2                       # Number of floating rename lookups
-system.cpu0.rename.CommittedMaps               368443                       # Number of HB maps that are committed
-system.cpu0.rename.UndoneMaps                   19361                       # Number of HB maps that are undone due to squashing
-system.cpu0.rename.serializingInsts              1077                       # count of serializing insts renamed
-system.cpu0.rename.tempSerializingInsts          1101                       # count of temporary serializing insts renamed
-system.cpu0.rename.skidInsts                     5304                       # count of insts added to the skid buffer
-system.cpu0.memDep0.insertedLoads              180818                       # Number of loads inserted to the mem dependence unit.
-system.cpu0.memDep0.insertedStores              91318                       # Number of stores inserted to the mem dependence unit.
-system.cpu0.memDep0.conflictingLoads            88191                       # Number of conflicting loads.
-system.cpu0.memDep0.conflictingStores           87908                       # Number of conflicting stores.
-system.cpu0.iq.iqInstsAdded                    472586                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu0.iq.iqNonSpecInstsAdded               1109                       # Number of non-speculative instructions added to the IQ
-system.cpu0.iq.iqInstsIssued                   468485                       # Number of instructions issued
-system.cpu0.iq.iqSquashedInstsIssued              119                       # Number of squashed instructions issued
-system.cpu0.iq.iqSquashedInstsExamined          16710                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu0.iq.iqSquashedOperandsExamined        13548                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu0.iq.iqSquashedNonSpecRemoved           550                       # Number of squashed non-spec instructions that were removed
-system.cpu0.iq.issued_per_cycle::samples       224259                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::mean        2.089035                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::stdev       1.110026                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::0              37572     16.75%     16.75% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::1               4453      1.99%     18.74% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::2              89499     39.91%     58.65% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::3              89119     39.74%     98.39% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::4               1731      0.77%     99.16% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::5                984      0.44%     99.60% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::6                574      0.26%     99.85% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::7                227      0.10%     99.96% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::8                100      0.04%    100.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu0.iq.issued_per_cycle::total         224259                       # Number of insts issued each cycle
-system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntAlu                    140     42.68%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntMult                     0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IntDiv                      0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatMult                   0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMult                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShift                   0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     42.68% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemRead                    69     21.04%     63.72% # attempts to use FU when none available
-system.cpu0.iq.fu_full::MemWrite                  119     36.28%    100.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntAlu               197740     42.21%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntMult                   0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     42.21% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemRead              180204     38.47%     80.67% # Type of FU issued
-system.cpu0.iq.FU_type_0::MemWrite              90541     19.33%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu0.iq.FU_type_0::total                468485                       # Type of FU issued
-system.cpu0.iq.rate                          1.860699                       # Inst issue rate
-system.cpu0.iq.fu_busy_cnt                        328                       # FU busy when requested
-system.cpu0.iq.fu_busy_rate                  0.000700                       # FU busy rate (busy events/executed inst)
-system.cpu0.iq.int_inst_queue_reads           1161676                       # Number of integer instruction queue reads
-system.cpu0.iq.int_inst_queue_writes           490453                       # Number of integer instruction queue writes
-system.cpu0.iq.int_inst_queue_wakeup_accesses       465867                       # Number of integer instruction queue wakeup accesses
-system.cpu0.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
-system.cpu0.iq.fp_inst_queue_writes                 4                       # Number of floating instruction queue writes
-system.cpu0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu0.iq.int_alu_accesses                468813                       # Number of integer alu accesses
-system.cpu0.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
-system.cpu0.iew.lsq.thread0.forwLoads           87651                       # Number of loads that had data forwarded from stores
-system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.squashedLoads         3007                       # Number of loads squashed
-system.cpu0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
-system.cpu0.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
-system.cpu0.iew.lsq.thread0.squashedStores         1906                       # Number of stores squashed
-system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
-system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu0.iew.lsq.thread0.cacheBlocked           11                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu0.iew.iewSquashCycles                  1741                       # Number of cycles IEW is squashing
-system.cpu0.iew.iewBlockCycles                   2371                       # Number of cycles IEW is blocking
-system.cpu0.iew.iewUnblockCycles                   27                       # Number of cycles IEW is unblocking
-system.cpu0.iew.iewDispatchedInsts             562514                       # Number of instructions dispatched to IQ
-system.cpu0.iew.iewDispSquashedInsts              182                       # Number of squashed instructions skipped by dispatch
-system.cpu0.iew.iewDispLoadInsts               180818                       # Number of dispatched load instructions
-system.cpu0.iew.iewDispStoreInsts               91318                       # Number of dispatched store instructions
-system.cpu0.iew.iewDispNonSpecInsts               990                       # Number of dispatched non-speculative instructions
-system.cpu0.iew.iewIQFullEvents                    27                       # Number of times the IQ has become full, causing a stall
-system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
-system.cpu0.iew.memOrderViolationEvents            54                       # Number of memory order violations
-system.cpu0.iew.predictedTakenIncorrect           236                       # Number of branches that were predicted taken incorrectly
-system.cpu0.iew.predictedNotTakenIncorrect         1703                       # Number of branches that were predicted not taken incorrectly
-system.cpu0.iew.branchMispredicts                1939                       # Number of branch mispredicts detected at execute
-system.cpu0.iew.iewExecutedInsts               466997                       # Number of executed instructions
-system.cpu0.iew.iewExecLoadInsts               179835                       # Number of load instructions executed
-system.cpu0.iew.iewExecSquashedInsts             1488                       # Number of squashed instructions skipped in execute
-system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu0.iew.exec_nop                        88819                       # number of nop insts executed
-system.cpu0.iew.exec_refs                      270170                       # number of memory reference insts executed
-system.cpu0.iew.exec_branches                   92803                       # Number of branches executed
-system.cpu0.iew.exec_stores                     90335                       # Number of stores executed
-system.cpu0.iew.exec_rate                    1.854789                       # Inst execution rate
-system.cpu0.iew.wb_sent                        466340                       # cumulative count of insts sent to commit
-system.cpu0.iew.wb_count                       465867                       # cumulative count of insts written-back
-system.cpu0.iew.wb_producers                   276291                       # num instructions producing a value
-system.cpu0.iew.wb_consumers                   279830                       # num instructions consuming a value
-system.cpu0.iew.wb_rate                      1.850301                       # insts written-back per cycle
-system.cpu0.iew.wb_fanout                    0.987353                       # average fanout of values written-back
-system.cpu0.commit.commitSquashedInsts          17414                       # The number of squashed insts skipped by commit
-system.cpu0.commit.commitNonSpecStalls            559                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu0.commit.branchMispredicts             1592                       # The number of times a branch was mispredicted
-system.cpu0.commit.committed_per_cycle::samples       220844                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::mean     2.467878                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::stdev     2.142709                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::0        37532     16.99%     16.99% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::1        91545     41.45%     58.45% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::2         2011      0.91%     59.36% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::3          623      0.28%     59.64% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::4          506      0.23%     59.87% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::5        87423     39.59%     99.45% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::6          455      0.21%     99.66% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::7          281      0.13%     99.79% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::8          468      0.21%    100.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu0.commit.committed_per_cycle::total       220844                       # Number of insts commited each cycle
-system.cpu0.commit.committedInsts              545016                       # Number of instructions committed
-system.cpu0.commit.committedOps                545016                       # Number of ops (including micro ops) committed
-system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu0.commit.refs                        267223                       # Number of memory references committed
-system.cpu0.commit.loads                       177811                       # Number of loads committed
-system.cpu0.commit.membars                         84                       # Number of memory barriers committed
-system.cpu0.commit.branches                     91299                       # Number of branches committed
-system.cpu0.commit.fp_insts                         0                       # Number of committed floating point instructions.
-system.cpu0.commit.int_insts                   366774                       # Number of committed integer instructions.
-system.cpu0.commit.function_calls                 223                       # Number of function calls committed.
-system.cpu0.commit.op_class_0::No_OpClass        88031     16.15%     16.15% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntAlu          189678     34.80%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntMult              0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::IntDiv               0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatMult            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMult             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShift            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     50.95% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemRead         177895     32.64%     83.59% # Class of committed instruction
-system.cpu0.commit.op_class_0::MemWrite         89412     16.41%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu0.commit.op_class_0::total           545016                       # Class of committed instruction
-system.cpu0.commit.bw_lim_events                  468                       # number cycles where commit BW limit reached
-system.cpu0.rob.rob_reads                      781645                       # The number of ROB reads
-system.cpu0.rob.rob_writes                    1128336                       # The number of ROB writes
-system.cpu0.timesIdled                            327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu0.idleCycles                          27520                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu0.committedInsts                     456901                       # Number of Instructions Simulated
-system.cpu0.committedOps                       456901                       # Number of Ops (including micro ops) Simulated
-system.cpu0.cpi                              0.551058                       # CPI: Cycles Per Instruction
-system.cpu0.cpi_total                        0.551058                       # CPI: Total CPI of All Threads
-system.cpu0.ipc                              1.814691                       # IPC: Instructions Per Cycle
-system.cpu0.ipc_total                        1.814691                       # IPC: Total IPC of All Threads
-system.cpu0.int_regfile_reads                  834795                       # number of integer regfile reads
-system.cpu0.int_regfile_writes                 376287                       # number of integer regfile writes
-system.cpu0.fp_regfile_reads                      192                       # number of floating regfile reads
-system.cpu0.misc_regfile_reads                 272308                       # number of misc regfile reads
-system.cpu0.misc_regfile_writes                   564                       # number of misc regfile writes
-system.cpu0.dcache.tags.replacements                2                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          143.015419                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs             180238                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs              172                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs          1047.895349                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   143.015419                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.279327                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.279327                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses           726286                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses          726286                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data        91504                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total          91504                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data        88818                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total         88818                       # number of WriteReq hits
-system.cpu0.dcache.SwapReq_hits::cpu0.data           19                       # number of SwapReq hits
-system.cpu0.dcache.SwapReq_hits::total             19                       # number of SwapReq hits
-system.cpu0.dcache.demand_hits::cpu0.data       180322                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total          180322                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data       180322                       # number of overall hits
-system.cpu0.dcache.overall_hits::total         180322                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data          576                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total          576                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data          552                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total          552                       # number of WriteReq misses
-system.cpu0.dcache.SwapReq_misses::cpu0.data           23                       # number of SwapReq misses
-system.cpu0.dcache.SwapReq_misses::total           23                       # number of SwapReq misses
-system.cpu0.dcache.demand_misses::cpu0.data         1128                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total          1128                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data         1128                       # number of overall misses
-system.cpu0.dcache.overall_misses::total         1128                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     18232000                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total     18232000                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data     36205990                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total     36205990                       # number of WriteReq miss cycles
-system.cpu0.dcache.SwapReq_miss_latency::cpu0.data       589500                       # number of SwapReq miss cycles
-system.cpu0.dcache.SwapReq_miss_latency::total       589500                       # number of SwapReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data     54437990                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total     54437990                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data     54437990                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total     54437990                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data        92080                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total        92080                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data        89370                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total        89370                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::cpu0.data           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::total           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data       181450                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total       181450                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data       181450                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total       181450                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.006255                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.006255                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.006177                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.006177                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::cpu0.data     0.547619                       # miss rate for SwapReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::total     0.547619                       # miss rate for SwapReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.006217                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.006217                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.006217                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.006217                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 31652.777778                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 31652.777778                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 65590.561594                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 65590.561594                       # average WriteReq miss latency
-system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 25630.434783                       # average SwapReq miss latency
-system.cpu0.dcache.SwapReq_avg_miss_latency::total 25630.434783                       # average SwapReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 48260.629433                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 48260.629433                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 48260.629433                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 48260.629433                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs          818                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs               22                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs    37.181818                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
-system.cpu0.dcache.writebacks::total                1                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          380                       # number of ReadReq MSHR hits
-system.cpu0.dcache.ReadReq_mshr_hits::total          380                       # number of ReadReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          386                       # number of WriteReq MSHR hits
-system.cpu0.dcache.WriteReq_mshr_hits::total          386                       # number of WriteReq MSHR hits
-system.cpu0.dcache.demand_mshr_hits::cpu0.data          766                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_hits::total          766                       # number of demand (read+write) MSHR hits
-system.cpu0.dcache.overall_mshr_hits::cpu0.data          766                       # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_hits::total          766                       # number of overall MSHR hits
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          196                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total          196                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          166                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data           23                       # number of SwapReq MSHR misses
-system.cpu0.dcache.SwapReq_mshr_misses::total           23                       # number of SwapReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data          362                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data          362                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total          362                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      7598500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total      7598500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      8576000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total      8576000                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data       566500                       # number of SwapReq MSHR miss cycles
-system.cpu0.dcache.SwapReq_mshr_miss_latency::total       566500                       # number of SwapReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     16174500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total     16174500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     16174500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total     16174500                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.002129                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002129                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001857                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001857                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data     0.547619                       # mshr miss rate for SwapReq accesses
-system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.547619                       # mshr miss rate for SwapReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001995                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.001995                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001995                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.001995                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 38767.857143                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38767.857143                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51662.650602                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51662.650602                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 24630.434783                       # average SwapReq mshr miss latency
-system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 24630.434783                       # average SwapReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 44680.939227                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44680.939227                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 44680.939227                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44680.939227                       # average overall mshr miss latency
-system.cpu0.icache.tags.replacements              403                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          251.059263                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs               7130                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs              705                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs            10.113475                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   251.059263                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.490350                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.490350                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_task_id_blocks::1024          302                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          193                       # Occupied blocks per task id
-system.cpu0.icache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses             8756                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses            8756                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst         7130                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total           7130                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst         7130                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total            7130                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst         7130                       # number of overall hits
-system.cpu0.icache.overall_hits::total           7130                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst          921                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total          921                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst          921                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total           921                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst          921                       # number of overall misses
-system.cpu0.icache.overall_misses::total          921                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     43922000                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total     43922000                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst     43922000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total     43922000                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst     43922000                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total     43922000                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst         8051                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total         8051                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst         8051                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total         8051                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst         8051                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total         8051                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.114396                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.114396                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.114396                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.114396                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.114396                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.114396                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 47689.467970                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 47689.467970                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 47689.467970                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 47689.467970                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 47689.467970                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 47689.467970                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs    28.250000                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks          403                       # number of writebacks
-system.cpu0.icache.writebacks::total              403                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          215                       # number of ReadReq MSHR hits
-system.cpu0.icache.ReadReq_mshr_hits::total          215                       # number of ReadReq MSHR hits
-system.cpu0.icache.demand_mshr_hits::cpu0.inst          215                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_hits::total          215                       # number of demand (read+write) MSHR hits
-system.cpu0.icache.overall_mshr_hits::cpu0.inst          215                       # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_hits::total          215                       # number of overall MSHR hits
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          706                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total          706                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst          706                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total          706                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst          706                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total          706                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33748500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total     33748500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33748500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total     33748500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33748500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total     33748500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.087691                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.087691                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.087691                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.087691                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.087691                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.087691                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 47802.407932                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 47802.407932                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 47802.407932                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 47802.407932                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 47802.407932                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 47802.407932                       # average overall mshr miss latency
-system.cpu1.branchPred.lookups                  75929                       # Number of BP lookups
-system.cpu1.branchPred.condPredicted            68631                       # Number of conditional branches predicted
-system.cpu1.branchPred.condIncorrect             2222                       # Number of conditional branches incorrect
-system.cpu1.branchPred.BTBLookups               68395                       # Number of BTB lookups
-system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
-system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
-system.cpu1.branchPred.usedRAS                   1839                       # Number of times the RAS was used to get a target.
-system.cpu1.branchPred.RASInCorrect               231                       # Number of incorrect RAS predictions.
-system.cpu1.branchPred.indirectLookups          68395                       # Number of indirect predictor lookups.
-system.cpu1.branchPred.indirectHits             58396                       # Number of indirect target hits.
-system.cpu1.branchPred.indirectMisses            9999                       # Number of indirect misses.
-system.cpu1.branchPredindirectMispredicted         1194                       # Number of mispredicted indirect branches.
-system.cpu1.numCycles                          196540                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.fetch.icacheStallCycles             32617                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu1.fetch.Insts                        424540                       # Number of instructions fetch has processed
-system.cpu1.fetch.Branches                      75929                       # Number of branches that fetch encountered
-system.cpu1.fetch.predictedBranches             60235                       # Number of branches that fetch has predicted taken
-system.cpu1.fetch.Cycles                       157282                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu1.fetch.SquashCycles                   4599                       # Number of cycles fetch has spent squashing
-system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu1.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
-system.cpu1.fetch.PendingTrapStallCycles         1756                       # Number of stall cycles due to pending traps
-system.cpu1.fetch.CacheLines                    22091                       # Number of cache lines fetched
-system.cpu1.fetch.IcacheSquashes                  889                       # Number of outstanding Icache misses that were squashed
-system.cpu1.fetch.rateDist::samples            193967                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::mean             2.188723                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::stdev            2.372433                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::0                   56525     29.14%     29.14% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::1                   66630     34.35%     63.49% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::2                    5516      2.84%     66.34% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::3                    3688      1.90%     68.24% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::4                     688      0.35%     68.59% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::5                   50225     25.89%     94.49% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::6                    1136      0.59%     95.07% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::7                    1351      0.70%     95.77% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::8                    8208      4.23%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.rateDist::total              193967                       # Number of instructions fetched each cycle (Total)
-system.cpu1.fetch.branchRate                 0.386328                       # Number of branch fetches per cycle
-system.cpu1.fetch.rate                       2.160069                       # Number of inst fetches per cycle
-system.cpu1.decode.IdleCycles                   20990                       # Number of cycles decode is idle
-system.cpu1.decode.BlockedCycles                50963                       # Number of cycles decode is blocked
-system.cpu1.decode.RunCycles                   116406                       # Number of cycles decode is running
-system.cpu1.decode.UnblockCycles                 3299                       # Number of cycles decode is unblocking
-system.cpu1.decode.SquashCycles                  2299                       # Number of cycles decode is squashing
-system.cpu1.decode.DecodedInsts                394135                       # Number of instructions handled by decode
-system.cpu1.rename.SquashCycles                  2299                       # Number of cycles rename is squashing
-system.cpu1.rename.IdleCycles                   22042                       # Number of cycles rename is idle
-system.cpu1.rename.BlockCycles                  22361                       # Number of cycles rename is blocking
-system.cpu1.rename.serializeStallCycles         14616                       # count of cycles rename stalled for serializing inst
-system.cpu1.rename.RunCycles                   117990                       # Number of cycles rename is running
-system.cpu1.rename.UnblockCycles                14649                       # Number of cycles rename is unblocking
-system.cpu1.rename.RenamedInsts                387817                       # Number of instructions processed by rename
-system.cpu1.rename.IQFullEvents                 13215                       # Number of times rename has blocked due to IQ full
-system.cpu1.rename.LQFullEvents                    19                       # Number of times rename has blocked due to LQ full
-system.cpu1.rename.RenamedOperands             272713                       # Number of destination operands rename has renamed
-system.cpu1.rename.RenameLookups               753683                       # Number of register rename lookups that rename has made
-system.cpu1.rename.int_rename_lookups          582463                       # Number of integer rename lookups
-system.cpu1.rename.fp_rename_lookups               32                       # Number of floating rename lookups
-system.cpu1.rename.CommittedMaps               245854                       # Number of HB maps that are committed
-system.cpu1.rename.UndoneMaps                   26859                       # Number of HB maps that are undone due to squashing
-system.cpu1.rename.serializingInsts              1602                       # count of serializing insts renamed
-system.cpu1.rename.tempSerializingInsts          1739                       # count of temporary serializing insts renamed
-system.cpu1.rename.skidInsts                    20098                       # count of insts added to the skid buffer
-system.cpu1.memDep0.insertedLoads              111716                       # Number of loads inserted to the mem dependence unit.
-system.cpu1.memDep0.insertedStores              54519                       # Number of stores inserted to the mem dependence unit.
-system.cpu1.memDep0.conflictingLoads            52739                       # Number of conflicting loads.
-system.cpu1.memDep0.conflictingStores           48254                       # Number of conflicting stores.
-system.cpu1.iq.iqInstsAdded                    321016                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu1.iq.iqNonSpecInstsAdded               5993                       # Number of non-speculative instructions added to the IQ
-system.cpu1.iq.iqInstsIssued                   319557                       # Number of instructions issued
-system.cpu1.iq.iqSquashedInstsIssued               54                       # Number of squashed instructions issued
-system.cpu1.iq.iqSquashedInstsExamined          23622                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu1.iq.iqSquashedOperandsExamined        18296                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu1.iq.iqSquashedNonSpecRemoved          1159                       # Number of squashed non-spec instructions that were removed
-system.cpu1.iq.issued_per_cycle::samples       193967                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::mean        1.647481                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::stdev       1.362491                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::0              60994     31.45%     31.45% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::1              19742     10.18%     41.62% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::2              53241     27.45%     69.07% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::3              52847     27.25%     96.32% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::4               3638      1.88%     98.19% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::5               1763      0.91%     99.10% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::6               1052      0.54%     99.64% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::7                407      0.21%     99.85% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::8                283      0.15%    100.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu1.iq.issued_per_cycle::total         193967                       # Number of insts issued each cycle
-system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntAlu                    169     37.31%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntMult                     0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IntDiv                      0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatMult                   0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMult                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShift                   0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     37.31% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemRead                    58     12.80%     50.11% # attempts to use FU when none available
-system.cpu1.iq.fu_full::MemWrite                  226     49.89%    100.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntAlu               151236     47.33%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntMult                   0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.33% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemRead              114807     35.93%     83.25% # Type of FU issued
-system.cpu1.iq.FU_type_0::MemWrite              53514     16.75%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu1.iq.FU_type_0::total                319557                       # Type of FU issued
-system.cpu1.iq.rate                          1.625913                       # Inst issue rate
-system.cpu1.iq.fu_busy_cnt                        453                       # FU busy when requested
-system.cpu1.iq.fu_busy_rate                  0.001418                       # FU busy rate (busy events/executed inst)
-system.cpu1.iq.int_inst_queue_reads            833588                       # Number of integer instruction queue reads
-system.cpu1.iq.int_inst_queue_writes           350606                       # Number of integer instruction queue writes
-system.cpu1.iq.int_inst_queue_wakeup_accesses       315974                       # Number of integer instruction queue wakeup accesses
-system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
-system.cpu1.iq.fp_inst_queue_writes                64                       # Number of floating instruction queue writes
-system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu1.iq.int_alu_accesses                320010                       # Number of integer alu accesses
-system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
-system.cpu1.iew.lsq.thread0.forwLoads           48132                       # Number of loads that had data forwarded from stores
-system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.squashedLoads         4290                       # Number of loads squashed
-system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
-system.cpu1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
-system.cpu1.iew.lsq.thread0.squashedStores         2608                       # Number of stores squashed
-system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
-system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu1.iew.iewSquashCycles                  2299                       # Number of cycles IEW is squashing
-system.cpu1.iew.iewBlockCycles                   7227                       # Number of cycles IEW is blocking
-system.cpu1.iew.iewUnblockCycles                   50                       # Number of cycles IEW is unblocking
-system.cpu1.iew.iewDispatchedInsts             380950                       # Number of instructions dispatched to IQ
-system.cpu1.iew.iewDispSquashedInsts              338                       # Number of squashed instructions skipped by dispatch
-system.cpu1.iew.iewDispLoadInsts               111716                       # Number of dispatched load instructions
-system.cpu1.iew.iewDispStoreInsts               54519                       # Number of dispatched store instructions
-system.cpu1.iew.iewDispNonSpecInsts              1500                       # Number of dispatched non-speculative instructions
-system.cpu1.iew.iewIQFullEvents                    40                       # Number of times the IQ has become full, causing a stall
-system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
-system.cpu1.iew.memOrderViolationEvents            39                       # Number of memory order violations
-system.cpu1.iew.predictedTakenIncorrect           429                       # Number of branches that were predicted taken incorrectly
-system.cpu1.iew.predictedNotTakenIncorrect         2382                       # Number of branches that were predicted not taken incorrectly
-system.cpu1.iew.branchMispredicts                2811                       # Number of branch mispredicts detected at execute
-system.cpu1.iew.iewExecutedInsts               317250                       # Number of executed instructions
-system.cpu1.iew.iewExecLoadInsts               110168                       # Number of load instructions executed
-system.cpu1.iew.iewExecSquashedInsts             2307                       # Number of squashed instructions skipped in execute
-system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu1.iew.exec_nop                        53941                       # number of nop insts executed
-system.cpu1.iew.exec_refs                      163396                       # number of memory reference insts executed
-system.cpu1.iew.exec_branches                   64160                       # Number of branches executed
-system.cpu1.iew.exec_stores                     53228                       # Number of stores executed
-system.cpu1.iew.exec_rate                    1.614175                       # Inst execution rate
-system.cpu1.iew.wb_sent                        316458                       # cumulative count of insts sent to commit
-system.cpu1.iew.wb_count                       315974                       # cumulative count of insts written-back
-system.cpu1.iew.wb_producers                   181395                       # num instructions producing a value
-system.cpu1.iew.wb_consumers                   189019                       # num instructions consuming a value
-system.cpu1.iew.wb_rate                      1.607683                       # insts written-back per cycle
-system.cpu1.iew.wb_fanout                    0.959665                       # average fanout of values written-back
-system.cpu1.commit.commitSquashedInsts          24733                       # The number of squashed insts skipped by commit
-system.cpu1.commit.commitNonSpecStalls           4834                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu1.commit.branchMispredicts             2222                       # The number of times a branch was mispredicted
-system.cpu1.commit.committed_per_cycle::samples       189334                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::mean     1.881189                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::stdev     2.115429                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::0        65341     34.51%     34.51% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::1        60499     31.95%     66.46% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::2         5361      2.83%     69.30% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::3         5469      2.89%     72.18% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::4         1297      0.69%     72.87% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::5        48347     25.54%     98.40% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::6          750      0.40%     98.80% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::7         1038      0.55%     99.35% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::8         1232      0.65%    100.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu1.commit.committed_per_cycle::total       189334                       # Number of insts commited each cycle
-system.cpu1.commit.committedInsts              356173                       # Number of instructions committed
-system.cpu1.commit.committedOps                356173                       # Number of ops (including micro ops) committed
-system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu1.commit.refs                        159337                       # Number of memory references committed
-system.cpu1.commit.loads                       107426                       # Number of loads committed
-system.cpu1.commit.membars                       4118                       # Number of memory barriers committed
-system.cpu1.commit.branches                     61998                       # Number of branches committed
-system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
-system.cpu1.commit.int_insts                   243452                       # Number of committed integer instructions.
-system.cpu1.commit.function_calls                 322                       # Number of function calls committed.
-system.cpu1.commit.op_class_0::No_OpClass        52786     14.82%     14.82% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntAlu          139932     39.29%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntMult              0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::IntDiv               0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatMult            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMult             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShift            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     54.11% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemRead         111544     31.32%     85.43% # Class of committed instruction
-system.cpu1.commit.op_class_0::MemWrite         51911     14.57%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu1.commit.op_class_0::total           356173                       # Class of committed instruction
-system.cpu1.commit.bw_lim_events                 1232                       # number cycles where commit BW limit reached
-system.cpu1.rob.rob_reads                      568422                       # The number of ROB reads
-system.cpu1.rob.rob_writes                     766486                       # The number of ROB writes
-system.cpu1.timesIdled                            207                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu1.idleCycles                           2573                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu1.quiesceCycles                       46533                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu1.committedInsts                     299269                       # Number of Instructions Simulated
-system.cpu1.committedOps                       299269                       # Number of Ops (including micro ops) Simulated
-system.cpu1.cpi                              0.656734                       # CPI: Cycles Per Instruction
-system.cpu1.cpi_total                        0.656734                       # CPI: Total CPI of All Threads
-system.cpu1.ipc                              1.522687                       # IPC: Instructions Per Cycle
-system.cpu1.ipc_total                        1.522687                       # IPC: Total IPC of All Threads
-system.cpu1.int_regfile_reads                  554283                       # number of integer regfile reads
-system.cpu1.int_regfile_writes                 257020                       # number of integer regfile writes
-system.cpu1.fp_regfile_writes                      64                       # number of floating regfile writes
-system.cpu1.misc_regfile_reads                 165298                       # number of misc regfile reads
-system.cpu1.misc_regfile_writes                   648                       # number of misc regfile writes
-system.cpu1.dcache.tags.replacements                0                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse           25.915239                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs              58936                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs          2032.275862                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data    25.915239                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.050616                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.050616                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.056641                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses           455882                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses          455882                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data        61472                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total          61472                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data        51691                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total         51691                       # number of WriteReq hits
-system.cpu1.dcache.SwapReq_hits::cpu1.data           10                       # number of SwapReq hits
-system.cpu1.dcache.SwapReq_hits::total             10                       # number of SwapReq hits
-system.cpu1.dcache.demand_hits::cpu1.data       113163                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total          113163                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data       113163                       # number of overall hits
-system.cpu1.dcache.overall_hits::total         113163                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data          523                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total          523                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data          150                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
-system.cpu1.dcache.SwapReq_misses::cpu1.data           60                       # number of SwapReq misses
-system.cpu1.dcache.SwapReq_misses::total           60                       # number of SwapReq misses
-system.cpu1.dcache.demand_misses::cpu1.data          673                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total           673                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data          673                       # number of overall misses
-system.cpu1.dcache.overall_misses::total          673                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      8464500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total      8464500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2960500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total      2960500                       # number of WriteReq miss cycles
-system.cpu1.dcache.SwapReq_miss_latency::cpu1.data       828000                       # number of SwapReq miss cycles
-system.cpu1.dcache.SwapReq_miss_latency::total       828000                       # number of SwapReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data     11425000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total     11425000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data     11425000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total     11425000                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data        61995                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total        61995                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data        51841                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total        51841                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::cpu1.data           70                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::total           70                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data       113836                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total       113836                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data       113836                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total       113836                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.008436                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.008436                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.002893                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.002893                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::cpu1.data     0.857143                       # miss rate for SwapReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::total     0.857143                       # miss rate for SwapReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.005912                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.005912                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.005912                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.005912                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 16184.512428                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 16184.512428                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 19736.666667                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 19736.666667                       # average WriteReq miss latency
-system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data        13800                       # average SwapReq miss latency
-system.cpu1.dcache.SwapReq_avg_miss_latency::total        13800                       # average SwapReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16976.225854                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 16976.225854                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16976.225854                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 16976.225854                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          362                       # number of ReadReq MSHR hits
-system.cpu1.dcache.ReadReq_mshr_hits::total          362                       # number of ReadReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           43                       # number of WriteReq MSHR hits
-system.cpu1.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
-system.cpu1.dcache.demand_mshr_hits::cpu1.data          405                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_hits::total          405                       # number of demand (read+write) MSHR hits
-system.cpu1.dcache.overall_mshr_hits::cpu1.data          405                       # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_hits::total          405                       # number of overall MSHR hits
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          161                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          107                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total          107                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data           60                       # number of SwapReq MSHR misses
-system.cpu1.dcache.SwapReq_mshr_misses::total           60                       # number of SwapReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data          268                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total          268                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data          268                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total          268                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1530000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1530000                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1517000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1517000                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data       768000                       # number of SwapReq MSHR miss cycles
-system.cpu1.dcache.SwapReq_mshr_miss_latency::total       768000                       # number of SwapReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3047000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total      3047000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3047000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total      3047000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.002597                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002597                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.002064                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.002064                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data     0.857143                       # mshr miss rate for SwapReq accesses
-system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for SwapReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002354                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002354                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  9503.105590                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  9503.105590                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14177.570093                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14177.570093                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data        12800                       # average SwapReq mshr miss latency
-system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total        12800                       # average SwapReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11369.402985                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11369.402985                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11369.402985                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11369.402985                       # average overall mshr miss latency
-system.cpu1.icache.tags.replacements              548                       # number of replacements
-system.cpu1.icache.tags.tagsinuse           97.609803                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs              21265                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs              682                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs            31.180352                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst    97.609803                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.190644                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.190644                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024          134                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024     0.261719                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses            22773                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses           22773                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst        21265                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total          21265                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst        21265                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total           21265                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst        21265                       # number of overall hits
-system.cpu1.icache.overall_hits::total          21265                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst          826                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total          826                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst          826                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total           826                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst          826                       # number of overall misses
-system.cpu1.icache.overall_misses::total          826                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     13533000                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total     13533000                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst     13533000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total     13533000                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst     13533000                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total     13533000                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst        22091                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total        22091                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst        22091                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total        22091                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst        22091                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total        22091                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.037391                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.037391                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.037391                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.037391                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.037391                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.037391                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 16383.777240                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 16383.777240                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 16383.777240                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 16383.777240                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 16383.777240                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 16383.777240                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks          548                       # number of writebacks
-system.cpu1.icache.writebacks::total              548                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          144                       # number of ReadReq MSHR hits
-system.cpu1.icache.ReadReq_mshr_hits::total          144                       # number of ReadReq MSHR hits
-system.cpu1.icache.demand_mshr_hits::cpu1.inst          144                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_hits::total          144                       # number of demand (read+write) MSHR hits
-system.cpu1.icache.overall_mshr_hits::cpu1.inst          144                       # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_hits::total          144                       # number of overall MSHR hits
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          682                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total          682                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst          682                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total          682                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst          682                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total          682                       # number of overall MSHR misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     10822000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total     10822000                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     10822000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total     10822000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     10822000                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total     10822000                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.030872                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.030872                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.030872                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.030872                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.030872                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.030872                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15868.035191                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15868.035191                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15868.035191                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 15868.035191                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15868.035191                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 15868.035191                       # average overall mshr miss latency
-system.cpu2.branchPred.lookups                  65577                       # Number of BP lookups
-system.cpu2.branchPred.condPredicted            57724                       # Number of conditional branches predicted
-system.cpu2.branchPred.condIncorrect             2464                       # Number of conditional branches incorrect
-system.cpu2.branchPred.BTBLookups               57712                       # Number of BTB lookups
-system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
-system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
-system.cpu2.branchPred.usedRAS                   1983                       # Number of times the RAS was used to get a target.
-system.cpu2.branchPred.RASInCorrect               231                       # Number of incorrect RAS predictions.
-system.cpu2.branchPred.indirectLookups          57712                       # Number of indirect predictor lookups.
-system.cpu2.branchPred.indirectHits             46848                       # Number of indirect target hits.
-system.cpu2.branchPred.indirectMisses           10864                       # Number of indirect misses.
-system.cpu2.branchPredindirectMispredicted         1379                       # Number of mispredicted indirect branches.
-system.cpu2.numCycles                          195641                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.fetch.icacheStallCycles             39175                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu2.fetch.Insts                        357136                       # Number of instructions fetch has processed
-system.cpu2.fetch.Branches                      65577                       # Number of branches that fetch encountered
-system.cpu2.fetch.predictedBranches             48831                       # Number of branches that fetch has predicted taken
-system.cpu2.fetch.Cycles                       146036                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu2.fetch.SquashCycles                   5085                       # Number of cycles fetch has spent squashing
-system.cpu2.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu2.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
-system.cpu2.fetch.PendingTrapStallCycles         2246                       # Number of stall cycles due to pending traps
-system.cpu2.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
-system.cpu2.fetch.CacheLines                    27545                       # Number of cache lines fetched
-system.cpu2.fetch.IcacheSquashes                  945                       # Number of outstanding Icache misses that were squashed
-system.cpu2.fetch.rateDist::samples            190045                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::mean             1.879218                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::stdev            2.350973                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::0                   72125     37.95%     37.95% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::1                   57864     30.45%     68.40% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::2                    8007      4.21%     72.61% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::3                    3378      1.78%     74.39% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::4                     697      0.37%     74.76% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::5                   36524     19.22%     93.98% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::6                    1219      0.64%     94.62% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::7                    1446      0.76%     95.38% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::8                    8785      4.62%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.rateDist::total              190045                       # Number of instructions fetched each cycle (Total)
-system.cpu2.fetch.branchRate                 0.335190                       # Number of branch fetches per cycle
-system.cpu2.fetch.rate                       1.825466                       # Number of inst fetches per cycle
-system.cpu2.decode.IdleCycles                   23115                       # Number of cycles decode is idle
-system.cpu2.decode.BlockedCycles                69586                       # Number of cycles decode is blocked
-system.cpu2.decode.RunCycles                    90388                       # Number of cycles decode is running
-system.cpu2.decode.UnblockCycles                 4404                       # Number of cycles decode is unblocking
-system.cpu2.decode.SquashCycles                  2542                       # Number of cycles decode is squashing
-system.cpu2.decode.DecodedInsts                325134                       # Number of instructions handled by decode
-system.cpu2.rename.SquashCycles                  2542                       # Number of cycles rename is squashing
-system.cpu2.rename.IdleCycles                   24144                       # Number of cycles rename is idle
-system.cpu2.rename.BlockCycles                  33213                       # Number of cycles rename is blocking
-system.cpu2.rename.serializeStallCycles         15151                       # count of cycles rename stalled for serializing inst
-system.cpu2.rename.RunCycles                    91754                       # Number of cycles rename is running
-system.cpu2.rename.UnblockCycles                23231                       # Number of cycles rename is unblocking
-system.cpu2.rename.RenamedInsts                318523                       # Number of instructions processed by rename
-system.cpu2.rename.IQFullEvents                 20453                       # Number of times rename has blocked due to IQ full
-system.cpu2.rename.LQFullEvents                    14                       # Number of times rename has blocked due to LQ full
-system.cpu2.rename.FullRegisterEvents               3                       # Number of times there has been no free registers
-system.cpu2.rename.RenamedOperands             223607                       # Number of destination operands rename has renamed
-system.cpu2.rename.RenameLookups               605589                       # Number of register rename lookups that rename has made
-system.cpu2.rename.int_rename_lookups          472031                       # Number of integer rename lookups
-system.cpu2.rename.fp_rename_lookups               26                       # Number of floating rename lookups
-system.cpu2.rename.CommittedMaps               193721                       # Number of HB maps that are committed
-system.cpu2.rename.UndoneMaps                   29886                       # Number of HB maps that are undone due to squashing
-system.cpu2.rename.serializingInsts              1685                       # count of serializing insts renamed
-system.cpu2.rename.tempSerializingInsts          1831                       # count of temporary serializing insts renamed
-system.cpu2.rename.skidInsts                    29018                       # count of insts added to the skid buffer
-system.cpu2.memDep0.insertedLoads               87037                       # Number of loads inserted to the mem dependence unit.
-system.cpu2.memDep0.insertedStores              41099                       # Number of stores inserted to the mem dependence unit.
-system.cpu2.memDep0.conflictingLoads            41296                       # Number of conflicting loads.
-system.cpu2.memDep0.conflictingStores           34595                       # Number of conflicting stores.
-system.cpu2.iq.iqInstsAdded                    259686                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu2.iq.iqNonSpecInstsAdded               8253                       # Number of non-speculative instructions added to the IQ
-system.cpu2.iq.iqInstsIssued                   260132                       # Number of instructions issued
-system.cpu2.iq.iqSquashedInstsIssued              104                       # Number of squashed instructions issued
-system.cpu2.iq.iqSquashedInstsExamined          25858                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu2.iq.iqSquashedOperandsExamined        19408                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu2.iq.iqSquashedNonSpecRemoved          1214                       # Number of squashed non-spec instructions that were removed
-system.cpu2.iq.issued_per_cycle::samples       190045                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::mean        1.368792                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::stdev       1.393545                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::0              77002     40.52%     40.52% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::1              26562     13.98%     54.49% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::2              39729     20.91%     75.40% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::3              39504     20.79%     96.19% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::4               3584      1.89%     98.07% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::5               1794      0.94%     99.02% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::6               1114      0.59%     99.60% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::7                438      0.23%     99.83% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::8                318      0.17%    100.00% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu2.iq.issued_per_cycle::total         190045                       # Number of insts issued each cycle
-system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntAlu                    198     41.51%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntMult                     0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IntDiv                      0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatMult                   0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMult                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShift                   0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     41.51% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemRead                    44      9.22%     50.73% # attempts to use FU when none available
-system.cpu2.iq.fu_full::MemWrite                  235     49.27%    100.00% # attempts to use FU when none available
-system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
-system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntAlu               127776     49.12%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntMult                   0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     49.12% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemRead               92295     35.48%     84.60% # Type of FU issued
-system.cpu2.iq.FU_type_0::MemWrite              40061     15.40%    100.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu2.iq.FU_type_0::total                260132                       # Type of FU issued
-system.cpu2.iq.rate                          1.329639                       # Inst issue rate
-system.cpu2.iq.fu_busy_cnt                        477                       # FU busy when requested
-system.cpu2.iq.fu_busy_rate                  0.001834                       # FU busy rate (busy events/executed inst)
-system.cpu2.iq.int_inst_queue_reads            710890                       # Number of integer instruction queue reads
-system.cpu2.iq.int_inst_queue_writes           293781                       # Number of integer instruction queue writes
-system.cpu2.iq.int_inst_queue_wakeup_accesses       256087                       # Number of integer instruction queue wakeup accesses
-system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
-system.cpu2.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
-system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu2.iq.int_alu_accesses                260609                       # Number of integer alu accesses
-system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
-system.cpu2.iew.lsq.thread0.forwLoads           34538                       # Number of loads that had data forwarded from stores
-system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu2.iew.lsq.thread0.squashedLoads         4572                       # Number of loads squashed
-system.cpu2.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
-system.cpu2.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
-system.cpu2.iew.lsq.thread0.squashedStores         2770                       # Number of stores squashed
-system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
-system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu2.iew.iewSquashCycles                  2542                       # Number of cycles IEW is squashing
-system.cpu2.iew.iewBlockCycles                   9787                       # Number of cycles IEW is blocking
-system.cpu2.iew.iewUnblockCycles                   53                       # Number of cycles IEW is unblocking
-system.cpu2.iew.iewDispatchedInsts             310555                       # Number of instructions dispatched to IQ
-system.cpu2.iew.iewDispSquashedInsts              374                       # Number of squashed instructions skipped by dispatch
-system.cpu2.iew.iewDispLoadInsts                87037                       # Number of dispatched load instructions
-system.cpu2.iew.iewDispStoreInsts               41099                       # Number of dispatched store instructions
-system.cpu2.iew.iewDispNonSpecInsts              1544                       # Number of dispatched non-speculative instructions
-system.cpu2.iew.iewIQFullEvents                    30                       # Number of times the IQ has become full, causing a stall
-system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
-system.cpu2.iew.memOrderViolationEvents            36                       # Number of memory order violations
-system.cpu2.iew.predictedTakenIncorrect           461                       # Number of branches that were predicted taken incorrectly
-system.cpu2.iew.predictedNotTakenIncorrect         2649                       # Number of branches that were predicted not taken incorrectly
-system.cpu2.iew.branchMispredicts                3110                       # Number of branch mispredicts detected at execute
-system.cpu2.iew.iewExecutedInsts               257554                       # Number of executed instructions
-system.cpu2.iew.iewExecLoadInsts                85462                       # Number of load instructions executed
-system.cpu2.iew.iewExecSquashedInsts             2578                       # Number of squashed instructions skipped in execute
-system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu2.iew.exec_nop                        42616                       # number of nop insts executed
-system.cpu2.iew.exec_refs                      125205                       # number of memory reference insts executed
-system.cpu2.iew.exec_branches                   53054                       # Number of branches executed
-system.cpu2.iew.exec_stores                     39743                       # Number of stores executed
-system.cpu2.iew.exec_rate                    1.316462                       # Inst execution rate
-system.cpu2.iew.wb_sent                        256619                       # cumulative count of insts sent to commit
-system.cpu2.iew.wb_count                       256087                       # cumulative count of insts written-back
-system.cpu2.iew.wb_producers                   143359                       # num instructions producing a value
-system.cpu2.iew.wb_consumers                   151246                       # num instructions consuming a value
-system.cpu2.iew.wb_rate                      1.308964                       # insts written-back per cycle
-system.cpu2.iew.wb_fanout                    0.947853                       # average fanout of values written-back
-system.cpu2.commit.commitSquashedInsts          27054                       # The number of squashed insts skipped by commit
-system.cpu2.commit.commitNonSpecStalls           7039                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu2.commit.branchMispredicts             2464                       # The number of times a branch was mispredicted
-system.cpu2.commit.committed_per_cycle::samples       184962                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::mean     1.532661                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::stdev     2.012592                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::0        83513     45.15%     45.15% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::1        49247     26.63%     71.78% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::2         5539      2.99%     74.77% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::3         7621      4.12%     78.89% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::4         1289      0.70%     79.59% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::5        34776     18.80%     98.39% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::6          735      0.40%     98.79% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::7         1086      0.59%     99.38% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::8         1156      0.62%    100.00% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu2.commit.committed_per_cycle::total       184962                       # Number of insts commited each cycle
-system.cpu2.commit.committedInsts              283484                       # Number of instructions committed
-system.cpu2.commit.committedOps                283484                       # Number of ops (including micro ops) committed
-system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu2.commit.refs                        120794                       # Number of memory references committed
-system.cpu2.commit.loads                        82465                       # Number of loads committed
-system.cpu2.commit.membars                       6325                       # Number of memory barriers committed
-system.cpu2.commit.branches                     50613                       # Number of branches committed
-system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
-system.cpu2.commit.int_insts                   193531                       # Number of committed integer instructions.
-system.cpu2.commit.function_calls                 322                       # Number of function calls committed.
-system.cpu2.commit.op_class_0::No_OpClass        41403     14.61%     14.61% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntAlu          114962     40.55%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntMult              0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::IntDiv               0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatMult            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMult             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShift            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.16% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemRead          88790     31.32%     86.48% # Class of committed instruction
-system.cpu2.commit.op_class_0::MemWrite         38329     13.52%    100.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu2.commit.op_class_0::total           283484                       # Class of committed instruction
-system.cpu2.commit.bw_lim_events                 1156                       # number cycles where commit BW limit reached
-system.cpu2.rob.rob_reads                      493758                       # The number of ROB reads
-system.cpu2.rob.rob_writes                     626207                       # The number of ROB writes
-system.cpu2.timesIdled                            224                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu2.idleCycles                           5596                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu2.quiesceCycles                       47431                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu2.committedInsts                     235756                       # Number of Instructions Simulated
-system.cpu2.committedOps                       235756                       # Number of Ops (including micro ops) Simulated
-system.cpu2.cpi                              0.829845                       # CPI: Cycles Per Instruction
-system.cpu2.cpi_total                        0.829845                       # CPI: Total CPI of All Threads
-system.cpu2.ipc                              1.205044                       # IPC: Instructions Per Cycle
-system.cpu2.ipc_total                        1.205044                       # IPC: Total IPC of All Threads
-system.cpu2.int_regfile_reads                  440950                       # number of integer regfile reads
-system.cpu2.int_regfile_writes                 206257                       # number of integer regfile writes
-system.cpu2.fp_regfile_writes                      64                       # number of floating regfile writes
-system.cpu2.misc_regfile_reads                 127194                       # number of misc regfile reads
-system.cpu2.misc_regfile_writes                   648                       # number of misc regfile writes
-system.cpu2.dcache.tags.replacements                0                       # number of replacements
-system.cpu2.dcache.tags.tagsinuse           26.976674                       # Cycle average of tags in use
-system.cpu2.dcache.tags.total_refs              45756                       # Total number of references to valid blocks.
-system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
-system.cpu2.dcache.tags.avg_refs          1525.200000                       # Average number of references to valid blocks.
-system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.tags.occ_blocks::cpu2.data    26.976674                       # Average occupied blocks per requestor
-system.cpu2.dcache.tags.occ_percent::cpu2.data     0.052689                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_percent::total     0.052689                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
-system.cpu2.dcache.tags.occ_task_id_percent::1024     0.058594                       # Percentage of cache occupancy per task id
-system.cpu2.dcache.tags.tag_accesses           357076                       # Number of tag accesses
-system.cpu2.dcache.tags.data_accesses          357076                       # Number of data accesses
-system.cpu2.dcache.ReadReq_hits::cpu2.data        50413                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_hits::total          50413                       # number of ReadReq hits
-system.cpu2.dcache.WriteReq_hits::cpu2.data        38109                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_hits::total         38109                       # number of WriteReq hits
-system.cpu2.dcache.SwapReq_hits::cpu2.data           15                       # number of SwapReq hits
-system.cpu2.dcache.SwapReq_hits::total             15                       # number of SwapReq hits
-system.cpu2.dcache.demand_hits::cpu2.data        88522                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_hits::total           88522                       # number of demand (read+write) hits
-system.cpu2.dcache.overall_hits::cpu2.data        88522                       # number of overall hits
-system.cpu2.dcache.overall_hits::total          88522                       # number of overall hits
-system.cpu2.dcache.ReadReq_misses::cpu2.data          463                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_misses::cpu2.data          152                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
-system.cpu2.dcache.SwapReq_misses::cpu2.data           53                       # number of SwapReq misses
-system.cpu2.dcache.SwapReq_misses::total           53                       # number of SwapReq misses
-system.cpu2.dcache.demand_misses::cpu2.data          615                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_misses::total           615                       # number of demand (read+write) misses
-system.cpu2.dcache.overall_misses::cpu2.data          615                       # number of overall misses
-system.cpu2.dcache.overall_misses::total          615                       # number of overall misses
-system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      8046000                       # number of ReadReq miss cycles
-system.cpu2.dcache.ReadReq_miss_latency::total      8046000                       # number of ReadReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      3843000                       # number of WriteReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::total      3843000                       # number of WriteReq miss cycles
-system.cpu2.dcache.SwapReq_miss_latency::cpu2.data       809500                       # number of SwapReq miss cycles
-system.cpu2.dcache.SwapReq_miss_latency::total       809500                       # number of SwapReq miss cycles
-system.cpu2.dcache.demand_miss_latency::cpu2.data     11889000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.demand_miss_latency::total     11889000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.overall_miss_latency::cpu2.data     11889000                       # number of overall miss cycles
-system.cpu2.dcache.overall_miss_latency::total     11889000                       # number of overall miss cycles
-system.cpu2.dcache.ReadReq_accesses::cpu2.data        50876                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_accesses::total        50876                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::cpu2.data        38261                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::total        38261                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::cpu2.data           68                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::total           68                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.demand_accesses::cpu2.data        89137                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_accesses::total        89137                       # number of demand (read+write) accesses
-system.cpu2.dcache.overall_accesses::cpu2.data        89137                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_accesses::total        89137                       # number of overall (read+write) accesses
-system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009101                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_miss_rate::total     0.009101                       # miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.003973                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::total     0.003973                       # miss rate for WriteReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::cpu2.data     0.779412                       # miss rate for SwapReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::total     0.779412                       # miss rate for SwapReq accesses
-system.cpu2.dcache.demand_miss_rate::cpu2.data     0.006899                       # miss rate for demand accesses
-system.cpu2.dcache.demand_miss_rate::total     0.006899                       # miss rate for demand accesses
-system.cpu2.dcache.overall_miss_rate::cpu2.data     0.006899                       # miss rate for overall accesses
-system.cpu2.dcache.overall_miss_rate::total     0.006899                       # miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 17377.969762                       # average ReadReq miss latency
-system.cpu2.dcache.ReadReq_avg_miss_latency::total 17377.969762                       # average ReadReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 25282.894737                       # average WriteReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::total 25282.894737                       # average WriteReq miss latency
-system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data 15273.584906                       # average SwapReq miss latency
-system.cpu2.dcache.SwapReq_avg_miss_latency::total 15273.584906                       # average SwapReq miss latency
-system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 19331.707317                       # average overall miss latency
-system.cpu2.dcache.demand_avg_miss_latency::total 19331.707317                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 19331.707317                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::total 19331.707317                       # average overall miss latency
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data          298                       # number of ReadReq MSHR hits
-system.cpu2.dcache.ReadReq_mshr_hits::total          298                       # number of ReadReq MSHR hits
-system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           47                       # number of WriteReq MSHR hits
-system.cpu2.dcache.WriteReq_mshr_hits::total           47                       # number of WriteReq MSHR hits
-system.cpu2.dcache.SwapReq_mshr_hits::cpu2.data            5                       # number of SwapReq MSHR hits
-system.cpu2.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
-system.cpu2.dcache.demand_mshr_hits::cpu2.data          345                       # number of demand (read+write) MSHR hits
-system.cpu2.dcache.demand_mshr_hits::total          345                       # number of demand (read+write) MSHR hits
-system.cpu2.dcache.overall_mshr_hits::cpu2.data          345                       # number of overall MSHR hits
-system.cpu2.dcache.overall_mshr_hits::total          345                       # number of overall MSHR hits
-system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          165                       # number of ReadReq MSHR misses
-system.cpu2.dcache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          105                       # number of WriteReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
-system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data           48                       # number of SwapReq MSHR misses
-system.cpu2.dcache.SwapReq_mshr_misses::total           48                       # number of SwapReq MSHR misses
-system.cpu2.dcache.demand_mshr_misses::cpu2.data          270                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.demand_mshr_misses::total          270                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.overall_mshr_misses::cpu2.data          270                       # number of overall MSHR misses
-system.cpu2.dcache.overall_mshr_misses::total          270                       # number of overall MSHR misses
-system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      1997000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_latency::total      1997000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1762500                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1762500                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data       756500                       # number of SwapReq MSHR miss cycles
-system.cpu2.dcache.SwapReq_mshr_miss_latency::total       756500                       # number of SwapReq MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      3759500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::total      3759500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      3759500                       # number of overall MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::total      3759500                       # number of overall MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.003243                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003243                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002744                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002744                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data     0.705882                       # mshr miss rate for SwapReq accesses
-system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.705882                       # mshr miss rate for SwapReq accesses
-system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.003029                       # mshr miss rate for demand accesses
-system.cpu2.dcache.demand_mshr_miss_rate::total     0.003029                       # mshr miss rate for demand accesses
-system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.003029                       # mshr miss rate for overall accesses
-system.cpu2.dcache.overall_mshr_miss_rate::total     0.003029                       # mshr miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12103.030303                       # average ReadReq mshr miss latency
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12103.030303                       # average ReadReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 16785.714286                       # average WriteReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16785.714286                       # average WriteReq mshr miss latency
-system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data 15760.416667                       # average SwapReq mshr miss latency
-system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 15760.416667                       # average SwapReq mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13924.074074                       # average overall mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13924.074074                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13924.074074                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13924.074074                       # average overall mshr miss latency
-system.cpu2.icache.tags.replacements              555                       # number of replacements
-system.cpu2.icache.tags.tagsinuse          101.261159                       # Cycle average of tags in use
-system.cpu2.icache.tags.total_refs              26702                       # Total number of references to valid blocks.
-system.cpu2.icache.tags.sampled_refs              694                       # Sample count of references to valid blocks.
-system.cpu2.icache.tags.avg_refs            38.475504                       # Average number of references to valid blocks.
-system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.tags.occ_blocks::cpu2.inst   101.261159                       # Average occupied blocks per requestor
-system.cpu2.icache.tags.occ_percent::cpu2.inst     0.197776                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_percent::total     0.197776                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_task_id_blocks::1024          139                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
-system.cpu2.icache.tags.occ_task_id_percent::1024     0.271484                       # Percentage of cache occupancy per task id
-system.cpu2.icache.tags.tag_accesses            28239                       # Number of tag accesses
-system.cpu2.icache.tags.data_accesses           28239                       # Number of data accesses
-system.cpu2.icache.ReadReq_hits::cpu2.inst        26702                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_hits::total          26702                       # number of ReadReq hits
-system.cpu2.icache.demand_hits::cpu2.inst        26702                       # number of demand (read+write) hits
-system.cpu2.icache.demand_hits::total           26702                       # number of demand (read+write) hits
-system.cpu2.icache.overall_hits::cpu2.inst        26702                       # number of overall hits
-system.cpu2.icache.overall_hits::total          26702                       # number of overall hits
-system.cpu2.icache.ReadReq_misses::cpu2.inst          843                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_misses::total          843                       # number of ReadReq misses
-system.cpu2.icache.demand_misses::cpu2.inst          843                       # number of demand (read+write) misses
-system.cpu2.icache.demand_misses::total           843                       # number of demand (read+write) misses
-system.cpu2.icache.overall_misses::cpu2.inst          843                       # number of overall misses
-system.cpu2.icache.overall_misses::total          843                       # number of overall misses
-system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     19527000                       # number of ReadReq miss cycles
-system.cpu2.icache.ReadReq_miss_latency::total     19527000                       # number of ReadReq miss cycles
-system.cpu2.icache.demand_miss_latency::cpu2.inst     19527000                       # number of demand (read+write) miss cycles
-system.cpu2.icache.demand_miss_latency::total     19527000                       # number of demand (read+write) miss cycles
-system.cpu2.icache.overall_miss_latency::cpu2.inst     19527000                       # number of overall miss cycles
-system.cpu2.icache.overall_miss_latency::total     19527000                       # number of overall miss cycles
-system.cpu2.icache.ReadReq_accesses::cpu2.inst        27545                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_accesses::total        27545                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.demand_accesses::cpu2.inst        27545                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_accesses::total        27545                       # number of demand (read+write) accesses
-system.cpu2.icache.overall_accesses::cpu2.inst        27545                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_accesses::total        27545                       # number of overall (read+write) accesses
-system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.030604                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_miss_rate::total     0.030604                       # miss rate for ReadReq accesses
-system.cpu2.icache.demand_miss_rate::cpu2.inst     0.030604                       # miss rate for demand accesses
-system.cpu2.icache.demand_miss_rate::total     0.030604                       # miss rate for demand accesses
-system.cpu2.icache.overall_miss_rate::cpu2.inst     0.030604                       # miss rate for overall accesses
-system.cpu2.icache.overall_miss_rate::total     0.030604                       # miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 23163.701068                       # average ReadReq miss latency
-system.cpu2.icache.ReadReq_avg_miss_latency::total 23163.701068                       # average ReadReq miss latency
-system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 23163.701068                       # average overall miss latency
-system.cpu2.icache.demand_avg_miss_latency::total 23163.701068                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 23163.701068                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::total 23163.701068                       # average overall miss latency
-system.cpu2.icache.blocked_cycles::no_mshrs          220                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_mshrs    31.428571                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.writebacks::writebacks          555                       # number of writebacks
-system.cpu2.icache.writebacks::total              555                       # number of writebacks
-system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          149                       # number of ReadReq MSHR hits
-system.cpu2.icache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
-system.cpu2.icache.demand_mshr_hits::cpu2.inst          149                       # number of demand (read+write) MSHR hits
-system.cpu2.icache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
-system.cpu2.icache.overall_mshr_hits::cpu2.inst          149                       # number of overall MSHR hits
-system.cpu2.icache.overall_mshr_hits::total          149                       # number of overall MSHR hits
-system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          694                       # number of ReadReq MSHR misses
-system.cpu2.icache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
-system.cpu2.icache.demand_mshr_misses::cpu2.inst          694                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.demand_mshr_misses::total          694                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.overall_mshr_misses::cpu2.inst          694                       # number of overall MSHR misses
-system.cpu2.icache.overall_mshr_misses::total          694                       # number of overall MSHR misses
-system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     15501500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_latency::total     15501500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     15501500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::total     15501500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     15501500                       # number of overall MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::total     15501500                       # number of overall MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025195                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025195                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025195                       # mshr miss rate for demand accesses
-system.cpu2.icache.demand_mshr_miss_rate::total     0.025195                       # mshr miss rate for demand accesses
-system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025195                       # mshr miss rate for overall accesses
-system.cpu2.icache.overall_mshr_miss_rate::total     0.025195                       # mshr miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 22336.455331                       # average ReadReq mshr miss latency
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22336.455331                       # average ReadReq mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 22336.455331                       # average overall mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::total 22336.455331                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 22336.455331                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::total 22336.455331                       # average overall mshr miss latency
-system.cpu3.branchPred.lookups                  57182                       # Number of BP lookups
-system.cpu3.branchPred.condPredicted            48797                       # Number of conditional branches predicted
-system.cpu3.branchPred.condIncorrect             2586                       # Number of conditional branches incorrect
-system.cpu3.branchPred.BTBLookups               48362                       # Number of BTB lookups
-system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
-system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
-system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
-system.cpu3.branchPred.usedRAS                   2121                       # Number of times the RAS was used to get a target.
-system.cpu3.branchPred.RASInCorrect               231                       # Number of incorrect RAS predictions.
-system.cpu3.branchPred.indirectLookups          48362                       # Number of indirect predictor lookups.
-system.cpu3.branchPred.indirectHits             37349                       # Number of indirect target hits.
-system.cpu3.branchPred.indirectMisses           11013                       # Number of indirect misses.
-system.cpu3.branchPredindirectMispredicted         1473                       # Number of mispredicted indirect branches.
-system.cpu3.numCycles                          195288                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.fetch.icacheStallCycles             45700                       # Number of cycles fetch is stalled on an Icache miss
-system.cpu3.fetch.Insts                        298023                       # Number of instructions fetch has processed
-system.cpu3.fetch.Branches                      57182                       # Number of branches that fetch encountered
-system.cpu3.fetch.predictedBranches             39470                       # Number of branches that fetch has predicted taken
-system.cpu3.fetch.Cycles                       143366                       # Number of cycles fetch has run and was not squashing or blocked
-system.cpu3.fetch.SquashCycles                   5327                       # Number of cycles fetch has spent squashing
-system.cpu3.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
-system.cpu3.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
-system.cpu3.fetch.PendingTrapStallCycles         1948                       # Number of stall cycles due to pending traps
-system.cpu3.fetch.CacheLines                    34377                       # Number of cache lines fetched
-system.cpu3.fetch.IcacheSquashes                 1007                       # Number of outstanding Icache misses that were squashed
-system.cpu3.fetch.rateDist::samples            193690                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::mean             1.538660                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::stdev            2.252819                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::0                   90820     46.89%     46.89% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::1                   51773     26.73%     73.62% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::2                   11180      5.77%     79.39% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::3                    3385      1.75%     81.14% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::4                     629      0.32%     81.46% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::5                   24090     12.44%     93.90% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::6                    1143      0.59%     94.49% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::7                    1449      0.75%     95.24% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::8                    9221      4.76%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.rateDist::total              193690                       # Number of instructions fetched each cycle (Total)
-system.cpu3.fetch.branchRate                 0.292809                       # Number of branch fetches per cycle
-system.cpu3.fetch.rate                       1.526069                       # Number of inst fetches per cycle
-system.cpu3.decode.IdleCycles                   23670                       # Number of cycles decode is idle
-system.cpu3.decode.BlockedCycles                95373                       # Number of cycles decode is blocked
-system.cpu3.decode.RunCycles                    66026                       # Number of cycles decode is running
-system.cpu3.decode.UnblockCycles                 5948                       # Number of cycles decode is unblocking
-system.cpu3.decode.SquashCycles                  2663                       # Number of cycles decode is squashing
-system.cpu3.decode.DecodedInsts                265184                       # Number of instructions handled by decode
-system.cpu3.rename.SquashCycles                  2663                       # Number of cycles rename is squashing
-system.cpu3.rename.IdleCycles                   24704                       # Number of cycles rename is idle
-system.cpu3.rename.BlockCycles                  48500                       # Number of cycles rename is blocking
-system.cpu3.rename.serializeStallCycles         15195                       # count of cycles rename stalled for serializing inst
-system.cpu3.rename.RunCycles                    67410                       # Number of cycles rename is running
-system.cpu3.rename.UnblockCycles                35208                       # Number of cycles rename is unblocking
-system.cpu3.rename.RenamedInsts                258083                       # Number of instructions processed by rename
-system.cpu3.rename.IQFullEvents                 30956                       # Number of times rename has blocked due to IQ full
-system.cpu3.rename.LQFullEvents                    14                       # Number of times rename has blocked due to LQ full
-system.cpu3.rename.RenamedOperands             178302                       # Number of destination operands rename has renamed
-system.cpu3.rename.RenameLookups               471983                       # Number of register rename lookups that rename has made
-system.cpu3.rename.int_rename_lookups          372133                       # Number of integer rename lookups
-system.cpu3.rename.fp_rename_lookups               28                       # Number of floating rename lookups
-system.cpu3.rename.CommittedMaps               146703                       # Number of HB maps that are committed
-system.cpu3.rename.UndoneMaps                   31599                       # Number of HB maps that are undone due to squashing
-system.cpu3.rename.serializingInsts              1744                       # count of serializing insts renamed
-system.cpu3.rename.tempSerializingInsts          1884                       # count of temporary serializing insts renamed
-system.cpu3.rename.skidInsts                    41025                       # count of insts added to the skid buffer
-system.cpu3.memDep0.insertedLoads               65361                       # Number of loads inserted to the mem dependence unit.
-system.cpu3.memDep0.insertedStores              28681                       # Number of stores inserted to the mem dependence unit.
-system.cpu3.memDep0.conflictingLoads            31955                       # Number of conflicting loads.
-system.cpu3.memDep0.conflictingStores           22074                       # Number of conflicting stores.
-system.cpu3.iq.iqInstsAdded                    204469                       # Number of instructions added to the IQ (excludes non-spec)
-system.cpu3.iq.iqNonSpecInstsAdded              11525                       # Number of non-speculative instructions added to the IQ
-system.cpu3.iq.iqInstsIssued                   207359                       # Number of instructions issued
-system.cpu3.iq.iqSquashedInstsIssued              114                       # Number of squashed instructions issued
-system.cpu3.iq.iqSquashedInstsExamined          27267                       # Number of squashed instructions iterated over during squash; mainly for profiling
-system.cpu3.iq.iqSquashedOperandsExamined        21384                       # Number of squashed operands that are examined and possibly removed from graph
-system.cpu3.iq.iqSquashedNonSpecRemoved          1390                       # Number of squashed non-spec instructions that were removed
-system.cpu3.iq.issued_per_cycle::samples       193690                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::mean        1.070572                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::stdev       1.351583                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::0              96267     49.70%     49.70% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::1              35951     18.56%     68.26% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::2              27208     14.05%     82.31% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::3              26919     13.90%     96.21% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::4               3677      1.90%     98.11% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::5               1713      0.88%     98.99% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::6               1079      0.56%     99.55% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::7                520      0.27%     99.82% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::8                356      0.18%    100.00% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
-system.cpu3.iq.issued_per_cycle::total         193690                       # Number of insts issued each cycle
-system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntAlu                    253     45.42%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntMult                     0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IntDiv                      0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatMult                   0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMult                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShift                   0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     45.42% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemRead                    65     11.67%     57.09% # attempts to use FU when none available
-system.cpu3.iq.fu_full::MemWrite                  239     42.91%    100.00% # attempts to use FU when none available
-system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
-system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
-system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntAlu               106203     51.22%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntMult                   0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     51.22% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemRead               73580     35.48%     86.70% # Type of FU issued
-system.cpu3.iq.FU_type_0::MemWrite              27576     13.30%    100.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
-system.cpu3.iq.FU_type_0::total                207359                       # Type of FU issued
-system.cpu3.iq.rate                          1.061811                       # Inst issue rate
-system.cpu3.iq.fu_busy_cnt                        557                       # FU busy when requested
-system.cpu3.iq.fu_busy_rate                  0.002686                       # FU busy rate (busy events/executed inst)
-system.cpu3.iq.int_inst_queue_reads            609079                       # Number of integer instruction queue reads
-system.cpu3.iq.int_inst_queue_writes           243241                       # Number of integer instruction queue writes
-system.cpu3.iq.int_inst_queue_wakeup_accesses       202956                       # Number of integer instruction queue wakeup accesses
-system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
-system.cpu3.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
-system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
-system.cpu3.iq.int_alu_accesses                207916                       # Number of integer alu accesses
-system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
-system.cpu3.iew.lsq.thread0.forwLoads           22032                       # Number of loads that had data forwarded from stores
-system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
-system.cpu3.iew.lsq.thread0.squashedLoads         4860                       # Number of loads squashed
-system.cpu3.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
-system.cpu3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
-system.cpu3.iew.lsq.thread0.squashedStores         2877                       # Number of stores squashed
-system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
-system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
-system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
-system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
-system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
-system.cpu3.iew.iewSquashCycles                  2663                       # Number of cycles IEW is squashing
-system.cpu3.iew.iewBlockCycles                  13076                       # Number of cycles IEW is blocking
-system.cpu3.iew.iewUnblockCycles                   57                       # Number of cycles IEW is unblocking
-system.cpu3.iew.iewDispatchedInsts             249222                       # Number of instructions dispatched to IQ
-system.cpu3.iew.iewDispSquashedInsts              349                       # Number of squashed instructions skipped by dispatch
-system.cpu3.iew.iewDispLoadInsts                65361                       # Number of dispatched load instructions
-system.cpu3.iew.iewDispStoreInsts               28681                       # Number of dispatched store instructions
-system.cpu3.iew.iewDispNonSpecInsts              1596                       # Number of dispatched non-speculative instructions
-system.cpu3.iew.iewIQFullEvents                    28                       # Number of times the IQ has become full, causing a stall
-system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
-system.cpu3.iew.memOrderViolationEvents            36                       # Number of memory order violations
-system.cpu3.iew.predictedTakenIncorrect           455                       # Number of branches that were predicted taken incorrectly
-system.cpu3.iew.predictedNotTakenIncorrect         2781                       # Number of branches that were predicted not taken incorrectly
-system.cpu3.iew.branchMispredicts                3236                       # Number of branch mispredicts detected at execute
-system.cpu3.iew.iewExecutedInsts               204483                       # Number of executed instructions
-system.cpu3.iew.iewExecLoadInsts                63509                       # Number of load instructions executed
-system.cpu3.iew.iewExecSquashedInsts             2876                       # Number of squashed instructions skipped in execute
-system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
-system.cpu3.iew.exec_nop                        33228                       # number of nop insts executed
-system.cpu3.iew.exec_refs                       90738                       # number of memory reference insts executed
-system.cpu3.iew.exec_branches                   43690                       # Number of branches executed
-system.cpu3.iew.exec_stores                     27229                       # Number of stores executed
-system.cpu3.iew.exec_rate                    1.047084                       # Inst execution rate
-system.cpu3.iew.wb_sent                        203493                       # cumulative count of insts sent to commit
-system.cpu3.iew.wb_count                       202956                       # cumulative count of insts written-back
-system.cpu3.iew.wb_producers                   108735                       # num instructions producing a value
-system.cpu3.iew.wb_consumers                   116603                       # num instructions consuming a value
-system.cpu3.iew.wb_rate                      1.039265                       # insts written-back per cycle
-system.cpu3.iew.wb_fanout                    0.932523                       # average fanout of values written-back
-system.cpu3.commit.commitSquashedInsts          28499                       # The number of squashed insts skipped by commit
-system.cpu3.commit.commitNonSpecStalls          10135                       # The number of times commit has been forced to stall to communicate backwards
-system.cpu3.commit.branchMispredicts             2586                       # The number of times a branch was mispredicted
-system.cpu3.commit.committed_per_cycle::samples       188297                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::mean     1.172069                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::stdev     1.830514                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::0       105729     56.15%     56.15% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::1        39844     21.16%     77.31% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::2         5499      2.92%     80.23% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::3        10725      5.70%     85.93% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::4         1244      0.66%     86.59% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::5        22268     11.83%     98.41% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::6          755      0.40%     98.81% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::7         1030      0.55%     99.36% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::8         1203      0.64%    100.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
-system.cpu3.commit.committed_per_cycle::total       188297                       # Number of insts commited each cycle
-system.cpu3.commit.committedInsts              220697                       # Number of instructions committed
-system.cpu3.commit.committedOps                220697                       # Number of ops (including micro ops) committed
-system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
-system.cpu3.commit.refs                         86305                       # Number of memory references committed
-system.cpu3.commit.loads                        60501                       # Number of loads committed
-system.cpu3.commit.membars                       9419                       # Number of memory barriers committed
-system.cpu3.commit.branches                     41182                       # Number of branches committed
-system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
-system.cpu3.commit.int_insts                   149608                       # Number of committed integer instructions.
-system.cpu3.commit.function_calls                 322                       # Number of function calls committed.
-system.cpu3.commit.op_class_0::No_OpClass        31970     14.49%     14.49% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntAlu           93003     42.14%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntMult              0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::IntDiv               0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatMult            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMult             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShift            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.63% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemRead          69920     31.68%     88.31% # Class of committed instruction
-system.cpu3.commit.op_class_0::MemWrite         25804     11.69%    100.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
-system.cpu3.commit.op_class_0::total           220697                       # Class of committed instruction
-system.cpu3.commit.bw_lim_events                 1203                       # number cycles where commit BW limit reached
-system.cpu3.rob.rob_reads                      435704                       # The number of ROB reads
-system.cpu3.rob.rob_writes                     503857                       # The number of ROB writes
-system.cpu3.timesIdled                            220                       # Number of times that the entire CPU went into an idle state and unscheduled itself
-system.cpu3.idleCycles                           1598                       # Total number of cycles that the CPU has spent unscheduled due to idling
-system.cpu3.quiesceCycles                       47785                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
-system.cpu3.committedInsts                     179308                       # Number of Instructions Simulated
-system.cpu3.committedOps                       179308                       # Number of Ops (including micro ops) Simulated
-system.cpu3.cpi                              1.089120                       # CPI: Cycles Per Instruction
-system.cpu3.cpi_total                        1.089120                       # CPI: Total CPI of All Threads
-system.cpu3.ipc                              0.918172                       # IPC: Instructions Per Cycle
-system.cpu3.ipc_total                        0.918172                       # IPC: Total IPC of All Threads
-system.cpu3.int_regfile_reads                  337868                       # number of integer regfile reads
-system.cpu3.int_regfile_writes                 159407                       # number of integer regfile writes
-system.cpu3.fp_regfile_writes                      64                       # number of floating regfile writes
-system.cpu3.misc_regfile_reads                  92688                       # number of misc regfile reads
-system.cpu3.misc_regfile_writes                   648                       # number of misc regfile writes
-system.cpu3.dcache.tags.replacements                0                       # number of replacements
-system.cpu3.dcache.tags.tagsinuse           25.364861                       # Cycle average of tags in use
-system.cpu3.dcache.tags.total_refs              33092                       # Total number of references to valid blocks.
-system.cpu3.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
-system.cpu3.dcache.tags.avg_refs          1103.066667                       # Average number of references to valid blocks.
-system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.tags.occ_blocks::cpu3.data    25.364861                       # Average occupied blocks per requestor
-system.cpu3.dcache.tags.occ_percent::cpu3.data     0.049541                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_percent::total     0.049541                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
-system.cpu3.dcache.tags.occ_task_id_percent::1024     0.058594                       # Percentage of cache occupancy per task id
-system.cpu3.dcache.tags.tag_accesses           269290                       # Number of tag accesses
-system.cpu3.dcache.tags.data_accesses          269290                       # Number of data accesses
-system.cpu3.dcache.ReadReq_hits::cpu3.data        40990                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_hits::total          40990                       # number of ReadReq hits
-system.cpu3.dcache.WriteReq_hits::cpu3.data        25593                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_hits::total         25593                       # number of WriteReq hits
-system.cpu3.dcache.SwapReq_hits::cpu3.data           15                       # number of SwapReq hits
-system.cpu3.dcache.SwapReq_hits::total             15                       # number of SwapReq hits
-system.cpu3.dcache.demand_hits::cpu3.data        66583                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_hits::total           66583                       # number of demand (read+write) hits
-system.cpu3.dcache.overall_hits::cpu3.data        66583                       # number of overall hits
-system.cpu3.dcache.overall_hits::total          66583                       # number of overall hits
-system.cpu3.dcache.ReadReq_misses::cpu3.data          463                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_misses::total          463                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_misses::cpu3.data          141                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
-system.cpu3.dcache.SwapReq_misses::cpu3.data           55                       # number of SwapReq misses
-system.cpu3.dcache.SwapReq_misses::total           55                       # number of SwapReq misses
-system.cpu3.dcache.demand_misses::cpu3.data          604                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_misses::total           604                       # number of demand (read+write) misses
-system.cpu3.dcache.overall_misses::cpu3.data          604                       # number of overall misses
-system.cpu3.dcache.overall_misses::total          604                       # number of overall misses
-system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      7157000                       # number of ReadReq miss cycles
-system.cpu3.dcache.ReadReq_miss_latency::total      7157000                       # number of ReadReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      3001000                       # number of WriteReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::total      3001000                       # number of WriteReq miss cycles
-system.cpu3.dcache.SwapReq_miss_latency::cpu3.data       868000                       # number of SwapReq miss cycles
-system.cpu3.dcache.SwapReq_miss_latency::total       868000                       # number of SwapReq miss cycles
-system.cpu3.dcache.demand_miss_latency::cpu3.data     10158000                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.demand_miss_latency::total     10158000                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.overall_miss_latency::cpu3.data     10158000                       # number of overall miss cycles
-system.cpu3.dcache.overall_miss_latency::total     10158000                       # number of overall miss cycles
-system.cpu3.dcache.ReadReq_accesses::cpu3.data        41453                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_accesses::total        41453                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::cpu3.data        25734                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::total        25734                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::cpu3.data           70                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::total           70                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.demand_accesses::cpu3.data        67187                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_accesses::total        67187                       # number of demand (read+write) accesses
-system.cpu3.dcache.overall_accesses::cpu3.data        67187                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_accesses::total        67187                       # number of overall (read+write) accesses
-system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.011169                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_miss_rate::total     0.011169                       # miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.005479                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::total     0.005479                       # miss rate for WriteReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::cpu3.data     0.785714                       # miss rate for SwapReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::total     0.785714                       # miss rate for SwapReq accesses
-system.cpu3.dcache.demand_miss_rate::cpu3.data     0.008990                       # miss rate for demand accesses
-system.cpu3.dcache.demand_miss_rate::total     0.008990                       # miss rate for demand accesses
-system.cpu3.dcache.overall_miss_rate::cpu3.data     0.008990                       # miss rate for overall accesses
-system.cpu3.dcache.overall_miss_rate::total     0.008990                       # miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 15457.883369                       # average ReadReq miss latency
-system.cpu3.dcache.ReadReq_avg_miss_latency::total 15457.883369                       # average ReadReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 21283.687943                       # average WriteReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::total 21283.687943                       # average WriteReq miss latency
-system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data 15781.818182                       # average SwapReq miss latency
-system.cpu3.dcache.SwapReq_avg_miss_latency::total 15781.818182                       # average SwapReq miss latency
-system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 16817.880795                       # average overall miss latency
-system.cpu3.dcache.demand_avg_miss_latency::total 16817.880795                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 16817.880795                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::total 16817.880795                       # average overall miss latency
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data          291                       # number of ReadReq MSHR hits
-system.cpu3.dcache.ReadReq_mshr_hits::total          291                       # number of ReadReq MSHR hits
-system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           35                       # number of WriteReq MSHR hits
-system.cpu3.dcache.WriteReq_mshr_hits::total           35                       # number of WriteReq MSHR hits
-system.cpu3.dcache.SwapReq_mshr_hits::cpu3.data            4                       # number of SwapReq MSHR hits
-system.cpu3.dcache.SwapReq_mshr_hits::total            4                       # number of SwapReq MSHR hits
-system.cpu3.dcache.demand_mshr_hits::cpu3.data          326                       # number of demand (read+write) MSHR hits
-system.cpu3.dcache.demand_mshr_hits::total          326                       # number of demand (read+write) MSHR hits
-system.cpu3.dcache.overall_mshr_hits::cpu3.data          326                       # number of overall MSHR hits
-system.cpu3.dcache.overall_mshr_hits::total          326                       # number of overall MSHR hits
-system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          172                       # number of ReadReq MSHR misses
-system.cpu3.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          106                       # number of WriteReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::total          106                       # number of WriteReq MSHR misses
-system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data           51                       # number of SwapReq MSHR misses
-system.cpu3.dcache.SwapReq_mshr_misses::total           51                       # number of SwapReq MSHR misses
-system.cpu3.dcache.demand_mshr_misses::cpu3.data          278                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.demand_mshr_misses::total          278                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.overall_mshr_misses::cpu3.data          278                       # number of overall MSHR misses
-system.cpu3.dcache.overall_mshr_misses::total          278                       # number of overall MSHR misses
-system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1798500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1798500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1645500                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1645500                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data       813000                       # number of SwapReq MSHR miss cycles
-system.cpu3.dcache.SwapReq_mshr_miss_latency::total       813000                       # number of SwapReq MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      3444000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::total      3444000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      3444000                       # number of overall MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::total      3444000                       # number of overall MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.004149                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004149                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.004119                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004119                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data     0.728571                       # mshr miss rate for SwapReq accesses
-system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.728571                       # mshr miss rate for SwapReq accesses
-system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004138                       # mshr miss rate for demand accesses
-system.cpu3.dcache.demand_mshr_miss_rate::total     0.004138                       # mshr miss rate for demand accesses
-system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004138                       # mshr miss rate for overall accesses
-system.cpu3.dcache.overall_mshr_miss_rate::total     0.004138                       # mshr miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 10456.395349                       # average ReadReq mshr miss latency
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 10456.395349                       # average ReadReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 15523.584906                       # average WriteReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15523.584906                       # average WriteReq mshr miss latency
-system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data 15941.176471                       # average SwapReq mshr miss latency
-system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 15941.176471                       # average SwapReq mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12388.489209                       # average overall mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12388.489209                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12388.489209                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12388.489209                       # average overall mshr miss latency
-system.cpu3.icache.tags.replacements              608                       # number of replacements
-system.cpu3.icache.tags.tagsinuse           93.738869                       # Cycle average of tags in use
-system.cpu3.icache.tags.total_refs              33506                       # Total number of references to valid blocks.
-system.cpu3.icache.tags.sampled_refs              743                       # Sample count of references to valid blocks.
-system.cpu3.icache.tags.avg_refs            45.095559                       # Average number of references to valid blocks.
-system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.tags.occ_blocks::cpu3.inst    93.738869                       # Average occupied blocks per requestor
-system.cpu3.icache.tags.occ_percent::cpu3.inst     0.183084                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_percent::total     0.183084                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_task_id_blocks::1024          135                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
-system.cpu3.icache.tags.occ_task_id_percent::1024     0.263672                       # Percentage of cache occupancy per task id
-system.cpu3.icache.tags.tag_accesses            35120                       # Number of tag accesses
-system.cpu3.icache.tags.data_accesses           35120                       # Number of data accesses
-system.cpu3.icache.ReadReq_hits::cpu3.inst        33506                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_hits::total          33506                       # number of ReadReq hits
-system.cpu3.icache.demand_hits::cpu3.inst        33506                       # number of demand (read+write) hits
-system.cpu3.icache.demand_hits::total           33506                       # number of demand (read+write) hits
-system.cpu3.icache.overall_hits::cpu3.inst        33506                       # number of overall hits
-system.cpu3.icache.overall_hits::total          33506                       # number of overall hits
-system.cpu3.icache.ReadReq_misses::cpu3.inst          871                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_misses::total          871                       # number of ReadReq misses
-system.cpu3.icache.demand_misses::cpu3.inst          871                       # number of demand (read+write) misses
-system.cpu3.icache.demand_misses::total           871                       # number of demand (read+write) misses
-system.cpu3.icache.overall_misses::cpu3.inst          871                       # number of overall misses
-system.cpu3.icache.overall_misses::total          871                       # number of overall misses
-system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     11659000                       # number of ReadReq miss cycles
-system.cpu3.icache.ReadReq_miss_latency::total     11659000                       # number of ReadReq miss cycles
-system.cpu3.icache.demand_miss_latency::cpu3.inst     11659000                       # number of demand (read+write) miss cycles
-system.cpu3.icache.demand_miss_latency::total     11659000                       # number of demand (read+write) miss cycles
-system.cpu3.icache.overall_miss_latency::cpu3.inst     11659000                       # number of overall miss cycles
-system.cpu3.icache.overall_miss_latency::total     11659000                       # number of overall miss cycles
-system.cpu3.icache.ReadReq_accesses::cpu3.inst        34377                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_accesses::total        34377                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.demand_accesses::cpu3.inst        34377                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_accesses::total        34377                       # number of demand (read+write) accesses
-system.cpu3.icache.overall_accesses::cpu3.inst        34377                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_accesses::total        34377                       # number of overall (read+write) accesses
-system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.025337                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_miss_rate::total     0.025337                       # miss rate for ReadReq accesses
-system.cpu3.icache.demand_miss_rate::cpu3.inst     0.025337                       # miss rate for demand accesses
-system.cpu3.icache.demand_miss_rate::total     0.025337                       # miss rate for demand accesses
-system.cpu3.icache.overall_miss_rate::cpu3.inst     0.025337                       # miss rate for overall accesses
-system.cpu3.icache.overall_miss_rate::total     0.025337                       # miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 13385.763490                       # average ReadReq miss latency
-system.cpu3.icache.ReadReq_avg_miss_latency::total 13385.763490                       # average ReadReq miss latency
-system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 13385.763490                       # average overall miss latency
-system.cpu3.icache.demand_avg_miss_latency::total 13385.763490                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 13385.763490                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::total 13385.763490                       # average overall miss latency
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.writebacks::writebacks          608                       # number of writebacks
-system.cpu3.icache.writebacks::total              608                       # number of writebacks
-system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          128                       # number of ReadReq MSHR hits
-system.cpu3.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
-system.cpu3.icache.demand_mshr_hits::cpu3.inst          128                       # number of demand (read+write) MSHR hits
-system.cpu3.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
-system.cpu3.icache.overall_mshr_hits::cpu3.inst          128                       # number of overall MSHR hits
-system.cpu3.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
-system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          743                       # number of ReadReq MSHR misses
-system.cpu3.icache.ReadReq_mshr_misses::total          743                       # number of ReadReq MSHR misses
-system.cpu3.icache.demand_mshr_misses::cpu3.inst          743                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.demand_mshr_misses::total          743                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.overall_mshr_misses::cpu3.inst          743                       # number of overall MSHR misses
-system.cpu3.icache.overall_mshr_misses::total          743                       # number of overall MSHR misses
-system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     10055000                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_latency::total     10055000                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     10055000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::total     10055000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     10055000                       # number of overall MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::total     10055000                       # number of overall MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.021613                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.021613                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.021613                       # mshr miss rate for demand accesses
-system.cpu3.icache.demand_mshr_miss_rate::total     0.021613                       # mshr miss rate for demand accesses
-system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.021613                       # mshr miss rate for overall accesses
-system.cpu3.icache.overall_mshr_miss_rate::total     0.021613                       # mshr miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13532.974428                       # average ReadReq mshr miss latency
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13532.974428                       # average ReadReq mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13532.974428                       # average overall mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::total 13532.974428                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13532.974428                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::total 13532.974428                       # average overall mshr miss latency
-system.l2c.tags.replacements                        0                       # number of replacements
-system.l2c.tags.tagsinuse                  458.562207                       # Cycle average of tags in use
-system.l2c.tags.total_refs                       3097                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                      581                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     5.330465                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks       0.811695                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst      303.236105                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data       58.939439                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst       17.006196                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data        1.379366                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst       67.599671                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data        5.915132                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst        1.812120                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data        1.862482                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.000012                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.004627                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.000899                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.000259                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.000021                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.001031                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.000090                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.000028                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.000028                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.006997                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024          581                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          100                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.008865                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                    32091                       # Number of tag accesses
-system.l2c.tags.data_accesses                   32091                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total               1                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks          751                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total             751                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data               3                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                   3                       # number of UpgradeReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst           329                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst           654                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst           595                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst           735                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total              2313                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data            5                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data           11                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data            5                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data           11                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total               32                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst                 329                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data                   5                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                 654                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                  11                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst                 595                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data                   5                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst                 735                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data                  11                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                    2345                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst                329                       # number of overall hits
-system.l2c.overall_hits::cpu0.data                  5                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst                654                       # number of overall hits
-system.l2c.overall_hits::cpu1.data                 11                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst                595                       # number of overall hits
-system.l2c.overall_hits::cpu2.data                  5                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst                735                       # number of overall hits
-system.l2c.overall_hits::cpu3.data                 11                       # number of overall hits
-system.l2c.overall_hits::total                   2345                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data            23                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data            20                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data            22                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu3.data            24                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total                89                       # number of UpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data             94                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data             12                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data             13                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data             12                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                131                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst          377                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst           28                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst           99                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst            8                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total             512                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data           76                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data            2                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data            8                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data            3                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total             89                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst               377                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data               170                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst                28                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data                14                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst                99                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data                21                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst                 8                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data                15                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                   732                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst              377                       # number of overall misses
-system.l2c.overall_misses::cpu0.data              170                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst               28                       # number of overall misses
-system.l2c.overall_misses::cpu1.data               14                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst               99                       # number of overall misses
-system.l2c.overall_misses::cpu2.data               21                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst                8                       # number of overall misses
-system.l2c.overall_misses::cpu3.data               15                       # number of overall misses
-system.l2c.overall_misses::total                  732                       # number of overall misses
-system.l2c.ReadExReq_miss_latency::cpu0.data      7972500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data       902000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data      1048000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu3.data       927000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total     10849500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst     29037500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst      2384000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst      7728000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu3.inst       627500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total     39777000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data      6533500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data       165500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data       634500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu3.data       262000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total      7595500                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.inst     29037500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data     14506000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst      2384000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data      1067500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst      7728000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data      1682500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.inst       627500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.data      1189000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total        58222000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.inst     29037500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data     14506000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst      2384000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data      1067500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst      7728000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data      1682500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.inst       627500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.data      1189000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total       58222000                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks          751                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total          751                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data           20                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data           22                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu3.data           24                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total              92                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data           94                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data           12                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data           13                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data           12                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              131                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst          706                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst          682                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst          694                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst          743                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total          2825                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data           81                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data           13                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data           13                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data           14                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total          121                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst             706                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data             175                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst             682                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data              25                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst             694                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data              26                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst             743                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data              26                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                3077                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst            706                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data            175                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst            682                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data             25                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst            694                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data             26                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst            743                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data             26                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               3077                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.884615                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.967391                       # miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.533994                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.041056                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.142651                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.010767                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.181239                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.938272                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.153846                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.615385                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.214286                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.735537                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.533994                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.971429                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.041056                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.560000                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.142651                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.807692                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.010767                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.576923                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.237894                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.533994                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.971429                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.041056                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.560000                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.142651                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.807692                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.010767                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.576923                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.237894                       # miss rate for overall accesses
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 84813.829787                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 75166.666667                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 80615.384615                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu3.data        77250                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 82820.610687                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 77022.546419                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 85142.857143                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 78060.606061                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst 78437.500000                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 77689.453125                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 85967.105263                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data        82750                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 79312.500000                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data 87333.333333                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 85342.696629                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 77022.546419                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 85329.411765                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 85142.857143                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data        76250                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 78060.606061                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 80119.047619                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.inst 78437.500000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.data 79266.666667                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 79538.251366                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 77022.546419                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 85329.411765                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 85142.857143                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data        76250                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 78060.606061                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 80119.047619                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.inst 78437.500000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.data 79266.666667                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 79538.251366                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
-system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.ReadCleanReq_mshr_hits::cpu0.inst            1                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu2.inst            8                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu3.inst            4                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::total           17                       # number of ReadCleanReq MSHR hits
-system.l2c.demand_mshr_hits::cpu0.inst              1                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu2.inst              8                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu3.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 17                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu0.inst             1                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu2.inst             8                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu3.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                17                       # number of overall MSHR hits
-system.l2c.UpgradeReq_mshr_misses::cpu0.data           23                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data           20                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu2.data           22                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu3.data           24                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total           89                       # number of UpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data           94                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data           12                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data           13                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu3.data           12                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total           131                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst          376                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst           24                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst           91                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu3.inst            4                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total          495                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data           76                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data            2                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data            8                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu3.data            3                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total           89                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst          376                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data          170                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst           24                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data           14                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst           91                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data           21                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.inst            4                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.data           15                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total              715                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst          376                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data          170                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst           24                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data           14                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst           91                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data           21                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.inst            4                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.data           15                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total             715                       # number of overall MSHR misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data       437500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data       380000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data       419000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data       457000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total      1693500                       # number of UpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data      7032500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data       782000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data       918000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu3.data       807000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total      9539500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst     25253500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst      1934500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst      6358500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst       309500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total     33856000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data      5773500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data       145500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data       554500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data       232000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total      6705500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst     25253500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data     12806000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst      1934500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data       927500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst      6358500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data      1472500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.inst       309500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.data      1039000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total     50101000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst     25253500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data     12806000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst      1934500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data       927500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst      6358500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data      1472500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.inst       309500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.data      1039000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total     50101000                       # number of overall MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.884615                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.967391                       # mshr miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.532578                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.035191                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.131124                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.005384                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.175221                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.938272                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.153846                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.615385                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.214286                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.735537                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.532578                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.971429                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.035191                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.560000                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.131124                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.807692                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.inst     0.005384                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.data     0.576923                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.232369                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.532578                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.971429                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.035191                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.560000                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.131124                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.807692                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.inst     0.005384                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.data     0.576923                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.232369                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19021.739130                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data        19000                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 19045.454545                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data 19041.666667                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19028.089888                       # average UpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 74813.829787                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 65166.666667                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 70615.384615                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data        67250                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 72820.610687                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 67163.563830                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 80604.166667                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 69873.626374                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst        77375                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 68395.959596                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 75967.105263                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data        72750                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 69312.500000                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 77333.333333                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 75342.696629                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 67163.563830                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 75329.411765                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 80604.166667                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data        66250                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 69873.626374                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 70119.047619                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.inst        77375                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.data 69266.666667                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 70071.328671                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 67163.563830                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 75329.411765                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 80604.166667                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data        66250                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 69873.626374                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 70119.047619                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.inst        77375                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.data 69266.666667                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 70071.328671                       # average overall mshr miss latency
-system.membus.trans_dist::ReadResp                583                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              286                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               182                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              131                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           583                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port         1765                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   1765                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port        45696                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   45696                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              248                       # Total snoops (count)
-system.membus.snoop_fanout::samples              1051                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    1051    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                1051                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              998006                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            3803500                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests         6324                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests         1712                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         3265                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadResp              3513                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty            1                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean         2114                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict               1                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq             289                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp            289                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq              399                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp             399                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq          2825                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq          695                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side         1814                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side          602                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side         1912                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side          373                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side         1943                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side          371                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side         2094                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side          383                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total                  9492                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side        70912                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side        11264                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side        78720                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side        79936                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side        86464                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total                 332224                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                            1039                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples             4208                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            1.288736                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           1.116485                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                   1347     32.01%     32.01% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                   1142     27.14%     59.15% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    876     20.82%     79.97% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                    843     20.03%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total               4208                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy            5296461                       # Layer occupancy (ticks)
-system.toL2Bus.reqLayer0.utilization              4.2                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy           1058997                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer0.utilization             0.8                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy            523496                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer1.utilization             0.4                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy           1025493                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer2.utilization             0.8                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy            437958                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer3.utilization             0.3                       # Layer utilization (%)
-system.toL2Bus.respLayer4.occupancy           1044987                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer4.utilization             0.8                       # Layer utilization (%)
-system.toL2Bus.respLayer5.occupancy            431472                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer5.utilization             0.3                       # Layer utilization (%)
-system.toL2Bus.respLayer6.occupancy           1116994                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer6.utilization             0.9                       # Layer utilization (%)
-system.toL2Bus.respLayer7.occupancy            444965                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer7.utilization             0.4                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt
index f2280533e..e69de29bb 100644
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt
@@ -1,991 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000088                       # Number of seconds simulated
-sim_ticks                                    87707000                       # Number of ticks simulated
-final_tick                                   87707000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1039500                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1039462                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              134594380                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 262812                       # Number of bytes of host memory used
-host_seconds                                     0.65                       # Real time elapsed on the host
-sim_insts                                      677333                       # Number of instructions simulated
-sim_ops                                        677333                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst            18048                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data            10560                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst             3968                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data             1280                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst              192                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data              832                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst               64                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data              832                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                35776                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst        18048                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst         3968                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst          192                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           22272                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu0.inst               282                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data               165                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst                62                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data                20                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst                 3                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data                13                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst                 1                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data                13                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   559                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu0.inst           205776050                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data           120400880                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst            45241543                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data            14594046                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst             2189107                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data             9486130                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst              729702                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data             9486130                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               407903588                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst      205776050                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst       45241543                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst        2189107                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst         729702                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total          253936402                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst          205776050                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data          120400880                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst           45241543                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data           14594046                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst            2189107                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data            9486130                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst             729702                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data            9486130                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              407903588                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu0.workload.num_syscalls                  89                       # Number of system calls
-system.cpu0.numCycles                          175415                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                     175326                       # Number of instructions committed
-system.cpu0.committedOps                       175326                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses               120376                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu0.num_func_calls                        390                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts        28824                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                      120376                       # number of integer instructions
-system.cpu0.num_fp_insts                            0                       # number of float instructions
-system.cpu0.num_int_register_reads             349286                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes            121983                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                        82397                       # number of memory refs
-system.cpu0.num_load_insts                      54591                       # Number of load instructions
-system.cpu0.num_store_insts                     27806                       # Number of store instructions
-system.cpu0.num_idle_cycles                  0.002000                       # Number of idle cycles
-system.cpu0.num_busy_cycles              175414.998000                       # Number of busy cycles
-system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
-system.cpu0.Branches                            29689                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                26416     15.06%     15.06% # Class of executed instruction
-system.cpu0.op_class::IntAlu                    66491     37.91%     52.97% # Class of executed instruction
-system.cpu0.op_class::IntMult                       0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.97% # Class of executed instruction
-system.cpu0.op_class::MemRead                   54675     31.17%     84.15% # Class of executed instruction
-system.cpu0.op_class::MemWrite                  27806     15.85%    100.00% # Class of executed instruction
-system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                    175388                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements                2                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          150.745705                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs              81882                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs           490.311377                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   150.745705                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.294425                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.294425                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses           329804                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses          329804                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data        54430                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total          54430                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data        27578                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total         27578                       # number of WriteReq hits
-system.cpu0.dcache.SwapReq_hits::cpu0.data           15                       # number of SwapReq hits
-system.cpu0.dcache.SwapReq_hits::total             15                       # number of SwapReq hits
-system.cpu0.dcache.demand_hits::cpu0.data        82008                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total           82008                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data        82008                       # number of overall hits
-system.cpu0.dcache.overall_hits::total          82008                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data          151                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data          177                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total          177                       # number of WriteReq misses
-system.cpu0.dcache.SwapReq_misses::cpu0.data           27                       # number of SwapReq misses
-system.cpu0.dcache.SwapReq_misses::total           27                       # number of SwapReq misses
-system.cpu0.dcache.demand_misses::cpu0.data          328                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total           328                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data          328                       # number of overall misses
-system.cpu0.dcache.overall_misses::total          328                       # number of overall misses
-system.cpu0.dcache.ReadReq_accesses::cpu0.data        54581                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total        54581                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data        27755                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total        27755                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::cpu0.data           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::total           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data        82336                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total        82336                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data        82336                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total        82336                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.002767                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.002767                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.006377                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.006377                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::cpu0.data     0.642857                       # miss rate for SwapReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::total     0.642857                       # miss rate for SwapReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.003984                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.003984                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.003984                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.003984                       # miss rate for overall accesses
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
-system.cpu0.dcache.writebacks::total                1                       # number of writebacks
-system.cpu0.icache.tags.replacements              215                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          222.772732                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs             174921                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs              467                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs           374.563169                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   222.772732                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.435103                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.435103                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
-system.cpu0.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses           175855                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses          175855                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst       174921                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total         174921                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst       174921                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total          174921                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst       174921                       # number of overall hits
-system.cpu0.icache.overall_hits::total         174921                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst          467                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total          467                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst          467                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total           467                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst          467                       # number of overall misses
-system.cpu0.icache.overall_misses::total          467                       # number of overall misses
-system.cpu0.icache.ReadReq_accesses::cpu0.inst       175388                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total       175388                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst       175388                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total       175388                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst       175388                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total       175388                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002663                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.002663                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002663                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.002663                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002663                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.002663                       # miss rate for overall accesses
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks          215                       # number of writebacks
-system.cpu0.icache.writebacks::total              215                       # number of writebacks
-system.cpu1.numCycles                          173297                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                     167400                       # Number of instructions committed
-system.cpu1.committedOps                       167400                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses               107326                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu1.num_func_calls                        633                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts        34043                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                      107326                       # number of integer instructions
-system.cpu1.num_fp_insts                            0                       # number of float instructions
-system.cpu1.num_int_register_reads             254436                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes             94218                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                        49494                       # number of memory refs
-system.cpu1.num_load_insts                      39345                       # Number of load instructions
-system.cpu1.num_store_insts                     10149                       # Number of store instructions
-system.cpu1.num_idle_cycles               7872.827276                       # Number of idle cycles
-system.cpu1.num_busy_cycles              165424.172724                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.954570                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.045430                       # Percentage of idle cycles
-system.cpu1.Branches                            35694                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                26475     15.81%     15.81% # Class of executed instruction
-system.cpu1.op_class::IntAlu                    71873     42.93%     58.74% # Class of executed instruction
-system.cpu1.op_class::IntMult                       0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.74% # Class of executed instruction
-system.cpu1.op_class::MemRead                   58935     35.20%     93.94% # Class of executed instruction
-system.cpu1.op_class::MemWrite                  10149      6.06%    100.00% # Class of executed instruction
-system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                    167432                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements                0                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse           30.295170                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs              21529                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs           828.038462                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data    30.295170                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.059170                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.059170                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.050781                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses           198211                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses          198211                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data        39152                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total          39152                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data         9968                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total          9968                       # number of WriteReq hits
-system.cpu1.dcache.SwapReq_hits::cpu1.data           16                       # number of SwapReq hits
-system.cpu1.dcache.SwapReq_hits::total             16                       # number of SwapReq hits
-system.cpu1.dcache.demand_hits::cpu1.data        49120                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total           49120                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data        49120                       # number of overall hits
-system.cpu1.dcache.overall_hits::total          49120                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data          185                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total          185                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data          102                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
-system.cpu1.dcache.SwapReq_misses::cpu1.data           61                       # number of SwapReq misses
-system.cpu1.dcache.SwapReq_misses::total           61                       # number of SwapReq misses
-system.cpu1.dcache.demand_misses::cpu1.data          287                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total           287                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data          287                       # number of overall misses
-system.cpu1.dcache.overall_misses::total          287                       # number of overall misses
-system.cpu1.dcache.ReadReq_accesses::cpu1.data        39337                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total        39337                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data        10070                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total        10070                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::cpu1.data           77                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::total           77                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data        49407                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total        49407                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data        49407                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total        49407                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004703                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.004703                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.010129                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.010129                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::cpu1.data     0.792208                       # miss rate for SwapReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::total     0.792208                       # miss rate for SwapReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.005809                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.005809                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.005809                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.005809                       # miss rate for overall accesses
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.tags.replacements              278                       # number of replacements
-system.cpu1.icache.tags.tagsinuse           76.752158                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs             167074                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs              358                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs           466.687151                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst    76.752158                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.149907                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.149907                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses           167790                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses          167790                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst       167074                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total         167074                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst       167074                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total          167074                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst       167074                       # number of overall hits
-system.cpu1.icache.overall_hits::total         167074                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst          358                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total          358                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst          358                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total           358                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst          358                       # number of overall misses
-system.cpu1.icache.overall_misses::total          358                       # number of overall misses
-system.cpu1.icache.ReadReq_accesses::cpu1.inst       167432                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total       167432                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst       167432                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total       167432                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst       167432                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total       167432                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002138                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.002138                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002138                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.002138                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002138                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.002138                       # miss rate for overall accesses
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks          278                       # number of writebacks
-system.cpu1.icache.writebacks::total              278                       # number of writebacks
-system.cpu2.numCycles                          173296                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                     167335                       # Number of instructions committed
-system.cpu2.committedOps                       167335                       # Number of ops (including micro ops) committed
-system.cpu2.num_int_alu_accesses               114196                       # Number of integer alu accesses
-system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu2.num_func_calls                        633                       # number of times a function call or return occured
-system.cpu2.num_conditional_control_insts        30577                       # number of instructions that are conditional controls
-system.cpu2.num_int_insts                      114196                       # number of integer instructions
-system.cpu2.num_fp_insts                            0                       # number of float instructions
-system.cpu2.num_int_register_reads             295784                       # number of times the integer registers were read
-system.cpu2.num_int_register_writes            111461                       # number of times the integer registers were written
-system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu2.num_mem_refs                        59830                       # number of memory refs
-system.cpu2.num_load_insts                      42793                       # Number of load instructions
-system.cpu2.num_store_insts                     17037                       # Number of store instructions
-system.cpu2.num_idle_cycles               7936.997017                       # Number of idle cycles
-system.cpu2.num_busy_cycles              165359.002983                       # Number of busy cycles
-system.cpu2.not_idle_fraction                0.954200                       # Percentage of non-idle cycles
-system.cpu2.idle_fraction                    0.045800                       # Percentage of idle cycles
-system.cpu2.Branches                            32221                       # Number of branches fetched
-system.cpu2.op_class::No_OpClass                23013     13.75%     13.75% # Class of executed instruction
-system.cpu2.op_class::IntAlu                    75303     44.99%     58.74% # Class of executed instruction
-system.cpu2.op_class::IntMult                       0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::IntDiv                        0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatAdd                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatCmp                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatCvt                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatMult                     0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatDiv                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::FloatSqrt                     0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdAdd                       0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdAlu                       0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdCmp                       0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdCvt                       0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdMisc                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdMult                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdShift                     0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdSqrt                      0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.74% # Class of executed instruction
-system.cpu2.op_class::MemRead                   52014     31.08%     89.82% # Class of executed instruction
-system.cpu2.op_class::MemWrite                  17037     10.18%    100.00% # Class of executed instruction
-system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::total                    167367                       # Class of executed instruction
-system.cpu2.dcache.tags.replacements                0                       # number of replacements
-system.cpu2.dcache.tags.tagsinuse           29.575165                       # Cycle average of tags in use
-system.cpu2.dcache.tags.total_refs              35457                       # Total number of references to valid blocks.
-system.cpu2.dcache.tags.sampled_refs               27                       # Sample count of references to valid blocks.
-system.cpu2.dcache.tags.avg_refs          1313.222222                       # Average number of references to valid blocks.
-system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.tags.occ_blocks::cpu2.data    29.575165                       # Average occupied blocks per requestor
-system.cpu2.dcache.tags.occ_percent::cpu2.data     0.057764                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_percent::total     0.057764                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu2.dcache.tags.occ_task_id_percent::1024     0.052734                       # Percentage of cache occupancy per task id
-system.cpu2.dcache.tags.tag_accesses           239521                       # Number of tag accesses
-system.cpu2.dcache.tags.data_accesses          239521                       # Number of data accesses
-system.cpu2.dcache.ReadReq_hits::cpu2.data        42635                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_hits::total          42635                       # number of ReadReq hits
-system.cpu2.dcache.WriteReq_hits::cpu2.data        16864                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_hits::total         16864                       # number of WriteReq hits
-system.cpu2.dcache.SwapReq_hits::cpu2.data           12                       # number of SwapReq hits
-system.cpu2.dcache.SwapReq_hits::total             12                       # number of SwapReq hits
-system.cpu2.dcache.demand_hits::cpu2.data        59499                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_hits::total           59499                       # number of demand (read+write) hits
-system.cpu2.dcache.overall_hits::cpu2.data        59499                       # number of overall hits
-system.cpu2.dcache.overall_hits::total          59499                       # number of overall hits
-system.cpu2.dcache.ReadReq_misses::cpu2.data          150                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_misses::cpu2.data          105                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
-system.cpu2.dcache.SwapReq_misses::cpu2.data           54                       # number of SwapReq misses
-system.cpu2.dcache.SwapReq_misses::total           54                       # number of SwapReq misses
-system.cpu2.dcache.demand_misses::cpu2.data          255                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_misses::total           255                       # number of demand (read+write) misses
-system.cpu2.dcache.overall_misses::cpu2.data          255                       # number of overall misses
-system.cpu2.dcache.overall_misses::total          255                       # number of overall misses
-system.cpu2.dcache.ReadReq_accesses::cpu2.data        42785                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_accesses::total        42785                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::cpu2.data        16969                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::total        16969                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::cpu2.data           66                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::total           66                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.demand_accesses::cpu2.data        59754                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_accesses::total        59754                       # number of demand (read+write) accesses
-system.cpu2.dcache.overall_accesses::cpu2.data        59754                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_accesses::total        59754                       # number of overall (read+write) accesses
-system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.003506                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_miss_rate::total     0.003506                       # miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.006188                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::total     0.006188                       # miss rate for WriteReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::cpu2.data     0.818182                       # miss rate for SwapReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::total     0.818182                       # miss rate for SwapReq accesses
-system.cpu2.dcache.demand_miss_rate::cpu2.data     0.004267                       # miss rate for demand accesses
-system.cpu2.dcache.demand_miss_rate::total     0.004267                       # miss rate for demand accesses
-system.cpu2.dcache.overall_miss_rate::cpu2.data     0.004267                       # miss rate for overall accesses
-system.cpu2.dcache.overall_miss_rate::total     0.004267                       # miss rate for overall accesses
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.tags.replacements              278                       # number of replacements
-system.cpu2.icache.tags.tagsinuse           74.781471                       # Cycle average of tags in use
-system.cpu2.icache.tags.total_refs             167009                       # Total number of references to valid blocks.
-system.cpu2.icache.tags.sampled_refs              358                       # Sample count of references to valid blocks.
-system.cpu2.icache.tags.avg_refs           466.505587                       # Average number of references to valid blocks.
-system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.tags.occ_blocks::cpu2.inst    74.781471                       # Average occupied blocks per requestor
-system.cpu2.icache.tags.occ_percent::cpu2.inst     0.146058                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_percent::total     0.146058                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
-system.cpu2.icache.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
-system.cpu2.icache.tags.tag_accesses           167725                       # Number of tag accesses
-system.cpu2.icache.tags.data_accesses          167725                       # Number of data accesses
-system.cpu2.icache.ReadReq_hits::cpu2.inst       167009                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_hits::total         167009                       # number of ReadReq hits
-system.cpu2.icache.demand_hits::cpu2.inst       167009                       # number of demand (read+write) hits
-system.cpu2.icache.demand_hits::total          167009                       # number of demand (read+write) hits
-system.cpu2.icache.overall_hits::cpu2.inst       167009                       # number of overall hits
-system.cpu2.icache.overall_hits::total         167009                       # number of overall hits
-system.cpu2.icache.ReadReq_misses::cpu2.inst          358                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_misses::total          358                       # number of ReadReq misses
-system.cpu2.icache.demand_misses::cpu2.inst          358                       # number of demand (read+write) misses
-system.cpu2.icache.demand_misses::total           358                       # number of demand (read+write) misses
-system.cpu2.icache.overall_misses::cpu2.inst          358                       # number of overall misses
-system.cpu2.icache.overall_misses::total          358                       # number of overall misses
-system.cpu2.icache.ReadReq_accesses::cpu2.inst       167367                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_accesses::total       167367                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.demand_accesses::cpu2.inst       167367                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_accesses::total       167367                       # number of demand (read+write) accesses
-system.cpu2.icache.overall_accesses::cpu2.inst       167367                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_accesses::total       167367                       # number of overall (read+write) accesses
-system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002139                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_miss_rate::total     0.002139                       # miss rate for ReadReq accesses
-system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002139                       # miss rate for demand accesses
-system.cpu2.icache.demand_miss_rate::total     0.002139                       # miss rate for demand accesses
-system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002139                       # miss rate for overall accesses
-system.cpu2.icache.overall_miss_rate::total     0.002139                       # miss rate for overall accesses
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.writebacks::writebacks          278                       # number of writebacks
-system.cpu2.icache.writebacks::total              278                       # number of writebacks
-system.cpu3.numCycles                          173297                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.committedInsts                     167272                       # Number of instructions committed
-system.cpu3.committedOps                       167272                       # Number of ops (including micro ops) committed
-system.cpu3.num_int_alu_accesses               113295                       # Number of integer alu accesses
-system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu3.num_func_calls                        633                       # number of times a function call or return occured
-system.cpu3.num_conditional_control_insts        30996                       # number of instructions that are conditional controls
-system.cpu3.num_int_insts                      113295                       # number of integer instructions
-system.cpu3.num_fp_insts                            0                       # number of float instructions
-system.cpu3.num_int_register_reads             290503                       # number of times the integer registers were read
-system.cpu3.num_int_register_writes            109270                       # number of times the integer registers were written
-system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu3.num_mem_refs                        58510                       # number of memory refs
-system.cpu3.num_load_insts                      42344                       # Number of load instructions
-system.cpu3.num_store_insts                     16166                       # Number of store instructions
-system.cpu3.num_idle_cycles               7999.282495                       # Number of idle cycles
-system.cpu3.num_busy_cycles              165297.717505                       # Number of busy cycles
-system.cpu3.not_idle_fraction                0.953841                       # Percentage of non-idle cycles
-system.cpu3.idle_fraction                    0.046159                       # Percentage of idle cycles
-system.cpu3.Branches                            32639                       # Number of branches fetched
-system.cpu3.op_class::No_OpClass                23433     14.01%     14.01% # Class of executed instruction
-system.cpu3.op_class::IntAlu                    74851     44.74%     58.75% # Class of executed instruction
-system.cpu3.op_class::IntMult                       0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::IntDiv                        0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatAdd                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatCmp                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatCvt                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatMult                     0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatDiv                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::FloatSqrt                     0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdAdd                       0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdAlu                       0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdCmp                       0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdCvt                       0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdMisc                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdMult                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdShift                     0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdSqrt                      0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.75% # Class of executed instruction
-system.cpu3.op_class::MemRead                   52854     31.59%     90.34% # Class of executed instruction
-system.cpu3.op_class::MemWrite                  16166      9.66%    100.00% # Class of executed instruction
-system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::total                    167304                       # Class of executed instruction
-system.cpu3.dcache.tags.replacements                0                       # number of replacements
-system.cpu3.dcache.tags.tagsinuse           28.848199                       # Cycle average of tags in use
-system.cpu3.dcache.tags.total_refs              33595                       # Total number of references to valid blocks.
-system.cpu3.dcache.tags.sampled_refs               26                       # Sample count of references to valid blocks.
-system.cpu3.dcache.tags.avg_refs          1292.115385                       # Average number of references to valid blocks.
-system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.tags.occ_blocks::cpu3.data    28.848199                       # Average occupied blocks per requestor
-system.cpu3.dcache.tags.occ_percent::cpu3.data     0.056344                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_percent::total     0.056344                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
-system.cpu3.dcache.tags.occ_task_id_percent::1024     0.050781                       # Percentage of cache occupancy per task id
-system.cpu3.dcache.tags.tag_accesses           234241                       # Number of tag accesses
-system.cpu3.dcache.tags.data_accesses          234241                       # Number of data accesses
-system.cpu3.dcache.ReadReq_hits::cpu3.data        42185                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_hits::total          42185                       # number of ReadReq hits
-system.cpu3.dcache.WriteReq_hits::cpu3.data        15991                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_hits::total         15991                       # number of WriteReq hits
-system.cpu3.dcache.SwapReq_hits::cpu3.data           12                       # number of SwapReq hits
-system.cpu3.dcache.SwapReq_hits::total             12                       # number of SwapReq hits
-system.cpu3.dcache.demand_hits::cpu3.data        58176                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_hits::total           58176                       # number of demand (read+write) hits
-system.cpu3.dcache.overall_hits::cpu3.data        58176                       # number of overall hits
-system.cpu3.dcache.overall_hits::total          58176                       # number of overall hits
-system.cpu3.dcache.ReadReq_misses::cpu3.data          151                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_misses::total          151                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_misses::cpu3.data          109                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
-system.cpu3.dcache.SwapReq_misses::cpu3.data           52                       # number of SwapReq misses
-system.cpu3.dcache.SwapReq_misses::total           52                       # number of SwapReq misses
-system.cpu3.dcache.demand_misses::cpu3.data          260                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_misses::total           260                       # number of demand (read+write) misses
-system.cpu3.dcache.overall_misses::cpu3.data          260                       # number of overall misses
-system.cpu3.dcache.overall_misses::total          260                       # number of overall misses
-system.cpu3.dcache.ReadReq_accesses::cpu3.data        42336                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_accesses::total        42336                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::cpu3.data        16100                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::total        16100                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::cpu3.data           64                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::total           64                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.demand_accesses::cpu3.data        58436                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_accesses::total        58436                       # number of demand (read+write) accesses
-system.cpu3.dcache.overall_accesses::cpu3.data        58436                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_accesses::total        58436                       # number of overall (read+write) accesses
-system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.003567                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_miss_rate::total     0.003567                       # miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.006770                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::total     0.006770                       # miss rate for WriteReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::cpu3.data     0.812500                       # miss rate for SwapReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::total     0.812500                       # miss rate for SwapReq accesses
-system.cpu3.dcache.demand_miss_rate::cpu3.data     0.004449                       # miss rate for demand accesses
-system.cpu3.dcache.demand_miss_rate::total     0.004449                       # miss rate for demand accesses
-system.cpu3.dcache.overall_miss_rate::cpu3.data     0.004449                       # miss rate for overall accesses
-system.cpu3.dcache.overall_miss_rate::total     0.004449                       # miss rate for overall accesses
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.tags.replacements              279                       # number of replacements
-system.cpu3.icache.tags.tagsinuse           72.874953                       # Cycle average of tags in use
-system.cpu3.icache.tags.total_refs             166945                       # Total number of references to valid blocks.
-system.cpu3.icache.tags.sampled_refs              359                       # Sample count of references to valid blocks.
-system.cpu3.icache.tags.avg_refs           465.027855                       # Average number of references to valid blocks.
-system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.tags.occ_blocks::cpu3.inst    72.874953                       # Average occupied blocks per requestor
-system.cpu3.icache.tags.occ_percent::cpu3.inst     0.142334                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_percent::total     0.142334                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_task_id_blocks::1024           80                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::1           71                       # Occupied blocks per task id
-system.cpu3.icache.tags.occ_task_id_percent::1024     0.156250                       # Percentage of cache occupancy per task id
-system.cpu3.icache.tags.tag_accesses           167663                       # Number of tag accesses
-system.cpu3.icache.tags.data_accesses          167663                       # Number of data accesses
-system.cpu3.icache.ReadReq_hits::cpu3.inst       166945                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_hits::total         166945                       # number of ReadReq hits
-system.cpu3.icache.demand_hits::cpu3.inst       166945                       # number of demand (read+write) hits
-system.cpu3.icache.demand_hits::total          166945                       # number of demand (read+write) hits
-system.cpu3.icache.overall_hits::cpu3.inst       166945                       # number of overall hits
-system.cpu3.icache.overall_hits::total         166945                       # number of overall hits
-system.cpu3.icache.ReadReq_misses::cpu3.inst          359                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_misses::total          359                       # number of ReadReq misses
-system.cpu3.icache.demand_misses::cpu3.inst          359                       # number of demand (read+write) misses
-system.cpu3.icache.demand_misses::total           359                       # number of demand (read+write) misses
-system.cpu3.icache.overall_misses::cpu3.inst          359                       # number of overall misses
-system.cpu3.icache.overall_misses::total          359                       # number of overall misses
-system.cpu3.icache.ReadReq_accesses::cpu3.inst       167304                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_accesses::total       167304                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.demand_accesses::cpu3.inst       167304                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_accesses::total       167304                       # number of demand (read+write) accesses
-system.cpu3.icache.overall_accesses::cpu3.inst       167304                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_accesses::total       167304                       # number of overall (read+write) accesses
-system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002146                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_miss_rate::total     0.002146                       # miss rate for ReadReq accesses
-system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002146                       # miss rate for demand accesses
-system.cpu3.icache.demand_miss_rate::total     0.002146                       # miss rate for demand accesses
-system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002146                       # miss rate for overall accesses
-system.cpu3.icache.overall_miss_rate::total     0.002146                       # miss rate for overall accesses
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.writebacks::writebacks          279                       # number of writebacks
-system.cpu3.icache.writebacks::total              279                       # number of writebacks
-system.l2c.tags.replacements                        0                       # number of replacements
-system.l2c.tags.tagsinuse                  367.545675                       # Cycle average of tags in use
-system.l2c.tags.total_refs                       1716                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                      422                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     4.066351                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks       0.966439                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst      239.426226                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data       56.170311                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst       59.512205                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data        6.721185                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst        1.942787                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data        0.935416                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst        0.965459                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data        0.905646                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.000015                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.003653                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.000857                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.000908                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.000103                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.000030                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.000014                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.000015                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.000014                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.005608                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::1          374                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.006439                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                    19424                       # Number of tag accesses
-system.l2c.tags.data_accesses                   19424                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total               1                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks          495                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total             495                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data               2                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                   2                       # number of UpgradeReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst           185                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst           296                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst           355                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst           358                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total              1194                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data            5                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data            3                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total               26                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst                 185                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data                   5                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                 296                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                   3                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst                 355                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst                 358                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                    1220                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst                185                       # number of overall hits
-system.l2c.overall_hits::cpu0.data                  5                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst                296                       # number of overall hits
-system.l2c.overall_hits::cpu1.data                  3                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst                355                       # number of overall hits
-system.l2c.overall_hits::cpu2.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst                358                       # number of overall hits
-system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
-system.l2c.overall_hits::total                   1220                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data            28                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data            16                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data            17                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu3.data            19                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total                80                       # number of UpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data             99                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data             13                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data             12                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data             12                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                136                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst          282                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst           62                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst            3                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst            1                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total             348                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data           66                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data            7                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data            1                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data            1                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total             75                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst               282                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data               165                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst                62                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data                20                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst                 3                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data                13                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst                 1                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data                13                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                   559                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst              282                       # number of overall misses
-system.l2c.overall_misses::cpu0.data              165                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst               62                       # number of overall misses
-system.l2c.overall_misses::cpu1.data               20                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst                3                       # number of overall misses
-system.l2c.overall_misses::cpu2.data               13                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst                1                       # number of overall misses
-system.l2c.overall_misses::cpu3.data               13                       # number of overall misses
-system.l2c.overall_misses::total                  559                       # number of overall misses
-system.l2c.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks          495                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total          495                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data           16                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data           17                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu3.data           19                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total              82                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data           99                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data           13                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data           12                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data           12                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              136                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst          467                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst          358                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst          358                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst          359                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total          1542                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data           71                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data           10                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data           10                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data           10                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total          101                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst             467                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data             170                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst             358                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data              23                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst             358                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data              22                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst             359                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data              22                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                1779                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst            467                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data            170                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst            358                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data             23                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst            358                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data             22                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst            359                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data             22                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               1779                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.975610                       # miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.603854                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.173184                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.008380                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.002786                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.225681                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.929577                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.700000                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.100000                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.100000                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.742574                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.603854                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.970588                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.173184                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.869565                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.008380                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.590909                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.002786                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.590909                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.314221                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.603854                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.970588                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.173184                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.869565                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.008380                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.590909                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.002786                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.590909                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.314221                       # miss rate for overall accesses
-system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
-system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.membus.trans_dist::ReadResp                423                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              273                       # Transaction distribution
-system.membus.trans_dist::UpgradeResp              80                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              136                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           423                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port         1518                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   1518                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port        35776                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   35776                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples               879                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     879    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 879                       # Request fanout histogram
-system.toL2Bus.snoop_filter.tot_requests         3918                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests         1221                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1709                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadResp              2179                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty            1                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean         1050                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict               1                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq             275                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp            275                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq              412                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp             412                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq          1542                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq          637                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side         1149                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side          712                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side          994                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side          696                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side          994                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side          618                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side          997                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side          624                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total                  6784                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side        18752                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side        40704                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side        17600                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side        40704                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side        15424                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side        15424                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total                 233088                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                               0                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples             3918                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            1.246554                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           1.199505                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                   1485     37.90%     37.90% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                    951     24.27%     62.17% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    513     13.09%     75.27% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                    969     24.73%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total               3918                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt
index 22d94928b..e69de29bb 100644
--- a/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt
+++ b/tests/quick/se/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt
@@ -1,1638 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.000264                       # Number of seconds simulated
-sim_ticks                                   263565500                       # Number of ticks simulated
-final_tick                                  263565500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 821706                       # Simulator instruction rate (inst/s)
-host_op_rate                                   821692                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              326627282                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 262816                       # Number of bytes of host memory used
-host_seconds                                     0.81                       # Real time elapsed on the host
-sim_insts                                      663039                       # Number of instructions simulated
-sim_ops                                        663039                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu0.inst            18240                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu0.data            10560                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.inst              640                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu1.data              960                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.inst             3456                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu2.data             1408                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.inst              320                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu3.data             1024                       # Number of bytes read from this memory
-system.physmem.bytes_read::total                36608                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu0.inst        18240                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu1.inst          640                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu2.inst         3456                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::cpu3.inst          320                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total           22656                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu0.inst               285                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu0.data               165                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.inst                10                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu1.data                15                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.inst                54                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu2.data                22                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.inst                 5                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu3.data                16                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                   572                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu0.inst            69204809                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu0.data            40065942                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.inst             2428239                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu1.data             3642358                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.inst            13112490                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu2.data             5342126                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.inst             1214119                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu3.data             3885182                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total               138895265                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu0.inst       69204809                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu1.inst        2428239                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu2.inst       13112490                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu3.inst        1214119                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total           85959657                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu0.inst           69204809                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu0.data           40065942                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.inst            2428239                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu1.data            3642358                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.inst           13112490                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu2.data            5342126                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.inst            1214119                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu3.data            3885182                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              138895265                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu0.workload.num_syscalls                  89                       # Number of system calls
-system.cpu0.numCycles                          527131                       # number of cpu cycles simulated
-system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu0.committedInsts                     158196                       # Number of instructions committed
-system.cpu0.committedOps                       158196                       # Number of ops (including micro ops) committed
-system.cpu0.num_int_alu_accesses               108956                       # Number of integer alu accesses
-system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu0.num_func_calls                        390                       # number of times a function call or return occured
-system.cpu0.num_conditional_control_insts        25969                       # number of instructions that are conditional controls
-system.cpu0.num_int_insts                      108956                       # number of integer instructions
-system.cpu0.num_fp_insts                            0                       # number of float instructions
-system.cpu0.num_int_register_reads             315026                       # number of times the integer registers were read
-system.cpu0.num_int_register_writes            110562                       # number of times the integer registers were written
-system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu0.num_mem_refs                        73832                       # number of memory refs
-system.cpu0.num_load_insts                      48881                       # Number of load instructions
-system.cpu0.num_store_insts                     24951                       # Number of store instructions
-system.cpu0.num_idle_cycles                  0.002000                       # Number of idle cycles
-system.cpu0.num_busy_cycles              527130.998000                       # Number of busy cycles
-system.cpu0.not_idle_fraction                1.000000                       # Percentage of non-idle cycles
-system.cpu0.idle_fraction                    0.000000                       # Percentage of idle cycles
-system.cpu0.Branches                            26834                       # Number of branches fetched
-system.cpu0.op_class::No_OpClass                23561     14.89%     14.89% # Class of executed instruction
-system.cpu0.op_class::IntAlu                    60781     38.41%     53.29% # Class of executed instruction
-system.cpu0.op_class::IntMult                       0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::IntDiv                        0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatAdd                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatCmp                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatCvt                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatMult                     0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatDiv                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::FloatSqrt                     0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdAdd                       0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdAddAcc                    0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdAlu                       0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdCmp                       0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdCvt                       0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdMisc                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdMult                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdMultAcc                   0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdShift                     0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdShiftAcc                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdSqrt                      0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAdd                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatAlu                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCmp                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatCvt                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatDiv                  0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMisc                 0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMult                 0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     53.29% # Class of executed instruction
-system.cpu0.op_class::MemRead                   48965     30.94%     84.23% # Class of executed instruction
-system.cpu0.op_class::MemWrite                  24951     15.77%    100.00% # Class of executed instruction
-system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu0.op_class::total                    158258                       # Class of executed instruction
-system.cpu0.dcache.tags.replacements                2                       # number of replacements
-system.cpu0.dcache.tags.tagsinuse          145.050771                       # Cycle average of tags in use
-system.cpu0.dcache.tags.total_refs              73302                       # Total number of references to valid blocks.
-system.cpu0.dcache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
-system.cpu0.dcache.tags.avg_refs           438.934132                       # Average number of references to valid blocks.
-system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.tags.occ_blocks::cpu0.data   145.050771                       # Average occupied blocks per requestor
-system.cpu0.dcache.tags.occ_percent::cpu0.data     0.283302                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_percent::total     0.283302                       # Average percentage of cache occupancy
-system.cpu0.dcache.tags.occ_task_id_blocks::1024          165                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu0.dcache.tags.age_task_id_blocks_1024::2          149                       # Occupied blocks per task id
-system.cpu0.dcache.tags.occ_task_id_percent::1024     0.322266                       # Percentage of cache occupancy per task id
-system.cpu0.dcache.tags.tag_accesses           295559                       # Number of tag accesses
-system.cpu0.dcache.tags.data_accesses          295559                       # Number of data accesses
-system.cpu0.dcache.ReadReq_hits::cpu0.data        48703                       # number of ReadReq hits
-system.cpu0.dcache.ReadReq_hits::total          48703                       # number of ReadReq hits
-system.cpu0.dcache.WriteReq_hits::cpu0.data        24717                       # number of WriteReq hits
-system.cpu0.dcache.WriteReq_hits::total         24717                       # number of WriteReq hits
-system.cpu0.dcache.SwapReq_hits::cpu0.data           16                       # number of SwapReq hits
-system.cpu0.dcache.SwapReq_hits::total             16                       # number of SwapReq hits
-system.cpu0.dcache.demand_hits::cpu0.data        73420                       # number of demand (read+write) hits
-system.cpu0.dcache.demand_hits::total           73420                       # number of demand (read+write) hits
-system.cpu0.dcache.overall_hits::cpu0.data        73420                       # number of overall hits
-system.cpu0.dcache.overall_hits::total          73420                       # number of overall hits
-system.cpu0.dcache.ReadReq_misses::cpu0.data          168                       # number of ReadReq misses
-system.cpu0.dcache.ReadReq_misses::total          168                       # number of ReadReq misses
-system.cpu0.dcache.WriteReq_misses::cpu0.data          183                       # number of WriteReq misses
-system.cpu0.dcache.WriteReq_misses::total          183                       # number of WriteReq misses
-system.cpu0.dcache.SwapReq_misses::cpu0.data           26                       # number of SwapReq misses
-system.cpu0.dcache.SwapReq_misses::total           26                       # number of SwapReq misses
-system.cpu0.dcache.demand_misses::cpu0.data          351                       # number of demand (read+write) misses
-system.cpu0.dcache.demand_misses::total           351                       # number of demand (read+write) misses
-system.cpu0.dcache.overall_misses::cpu0.data          351                       # number of overall misses
-system.cpu0.dcache.overall_misses::total          351                       # number of overall misses
-system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      4817500                       # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_latency::total      4817500                       # number of ReadReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::cpu0.data      6985500                       # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_latency::total      6985500                       # number of WriteReq miss cycles
-system.cpu0.dcache.SwapReq_miss_latency::cpu0.data       395000                       # number of SwapReq miss cycles
-system.cpu0.dcache.SwapReq_miss_latency::total       395000                       # number of SwapReq miss cycles
-system.cpu0.dcache.demand_miss_latency::cpu0.data     11803000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_latency::total     11803000                       # number of demand (read+write) miss cycles
-system.cpu0.dcache.overall_miss_latency::cpu0.data     11803000                       # number of overall miss cycles
-system.cpu0.dcache.overall_miss_latency::total     11803000                       # number of overall miss cycles
-system.cpu0.dcache.ReadReq_accesses::cpu0.data        48871                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_accesses::total        48871                       # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::cpu0.data        24900                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_accesses::total        24900                       # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::cpu0.data           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.SwapReq_accesses::total           42                       # number of SwapReq accesses(hits+misses)
-system.cpu0.dcache.demand_accesses::cpu0.data        73771                       # number of demand (read+write) accesses
-system.cpu0.dcache.demand_accesses::total        73771                       # number of demand (read+write) accesses
-system.cpu0.dcache.overall_accesses::cpu0.data        73771                       # number of overall (read+write) accesses
-system.cpu0.dcache.overall_accesses::total        73771                       # number of overall (read+write) accesses
-system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.003438                       # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_miss_rate::total     0.003438                       # miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.007349                       # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_miss_rate::total     0.007349                       # miss rate for WriteReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::cpu0.data     0.619048                       # miss rate for SwapReq accesses
-system.cpu0.dcache.SwapReq_miss_rate::total     0.619048                       # miss rate for SwapReq accesses
-system.cpu0.dcache.demand_miss_rate::cpu0.data     0.004758                       # miss rate for demand accesses
-system.cpu0.dcache.demand_miss_rate::total     0.004758                       # miss rate for demand accesses
-system.cpu0.dcache.overall_miss_rate::cpu0.data     0.004758                       # miss rate for overall accesses
-system.cpu0.dcache.overall_miss_rate::total     0.004758                       # miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28675.595238                       # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_miss_latency::total 28675.595238                       # average ReadReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 38172.131148                       # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_miss_latency::total 38172.131148                       # average WriteReq miss latency
-system.cpu0.dcache.SwapReq_avg_miss_latency::cpu0.data 15192.307692                       # average SwapReq miss latency
-system.cpu0.dcache.SwapReq_avg_miss_latency::total 15192.307692                       # average SwapReq miss latency
-system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 33626.780627                       # average overall miss latency
-system.cpu0.dcache.demand_avg_miss_latency::total 33626.780627                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 33626.780627                       # average overall miss latency
-system.cpu0.dcache.overall_avg_miss_latency::total 33626.780627                       # average overall miss latency
-system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
-system.cpu0.dcache.writebacks::total                1                       # number of writebacks
-system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          168                       # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          183                       # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_misses::total          183                       # number of WriteReq MSHR misses
-system.cpu0.dcache.SwapReq_mshr_misses::cpu0.data           26                       # number of SwapReq MSHR misses
-system.cpu0.dcache.SwapReq_mshr_misses::total           26                       # number of SwapReq MSHR misses
-system.cpu0.dcache.demand_mshr_misses::cpu0.data          351                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.demand_mshr_misses::total          351                       # number of demand (read+write) MSHR misses
-system.cpu0.dcache.overall_mshr_misses::cpu0.data          351                       # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_misses::total          351                       # number of overall MSHR misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      4649500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_latency::total      4649500                       # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data      6802500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_latency::total      6802500                       # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.SwapReq_mshr_miss_latency::cpu0.data       369000                       # number of SwapReq MSHR miss cycles
-system.cpu0.dcache.SwapReq_mshr_miss_latency::total       369000                       # number of SwapReq MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     11452000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_latency::total     11452000                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     11452000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_latency::total     11452000                       # number of overall MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.003438                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003438                       # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.007349                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.007349                       # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.SwapReq_mshr_miss_rate::cpu0.data     0.619048                       # mshr miss rate for SwapReq accesses
-system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.619048                       # mshr miss rate for SwapReq accesses
-system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.004758                       # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_miss_rate::total     0.004758                       # mshr miss rate for demand accesses
-system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.004758                       # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_miss_rate::total     0.004758                       # mshr miss rate for overall accesses
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 27675.595238                       # average ReadReq mshr miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27675.595238                       # average ReadReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37172.131148                       # average WriteReq mshr miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37172.131148                       # average WriteReq mshr miss latency
-system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::cpu0.data 14192.307692                       # average SwapReq mshr miss latency
-system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14192.307692                       # average SwapReq mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 32626.780627                       # average overall mshr miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32626.780627                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 32626.780627                       # average overall mshr miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency::total 32626.780627                       # average overall mshr miss latency
-system.cpu0.icache.tags.replacements              215                       # number of replacements
-system.cpu0.icache.tags.tagsinuse          211.380247                       # Cycle average of tags in use
-system.cpu0.icache.tags.total_refs             157792                       # Total number of references to valid blocks.
-system.cpu0.icache.tags.sampled_refs              467                       # Sample count of references to valid blocks.
-system.cpu0.icache.tags.avg_refs           337.884368                       # Average number of references to valid blocks.
-system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu0.icache.tags.occ_blocks::cpu0.inst   211.380247                       # Average occupied blocks per requestor
-system.cpu0.icache.tags.occ_percent::cpu0.inst     0.412852                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_percent::total     0.412852                       # Average percentage of cache occupancy
-system.cpu0.icache.tags.occ_task_id_blocks::1024          252                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
-system.cpu0.icache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
-system.cpu0.icache.tags.occ_task_id_percent::1024     0.492188                       # Percentage of cache occupancy per task id
-system.cpu0.icache.tags.tag_accesses           158726                       # Number of tag accesses
-system.cpu0.icache.tags.data_accesses          158726                       # Number of data accesses
-system.cpu0.icache.ReadReq_hits::cpu0.inst       157792                       # number of ReadReq hits
-system.cpu0.icache.ReadReq_hits::total         157792                       # number of ReadReq hits
-system.cpu0.icache.demand_hits::cpu0.inst       157792                       # number of demand (read+write) hits
-system.cpu0.icache.demand_hits::total          157792                       # number of demand (read+write) hits
-system.cpu0.icache.overall_hits::cpu0.inst       157792                       # number of overall hits
-system.cpu0.icache.overall_hits::total         157792                       # number of overall hits
-system.cpu0.icache.ReadReq_misses::cpu0.inst          467                       # number of ReadReq misses
-system.cpu0.icache.ReadReq_misses::total          467                       # number of ReadReq misses
-system.cpu0.icache.demand_misses::cpu0.inst          467                       # number of demand (read+write) misses
-system.cpu0.icache.demand_misses::total           467                       # number of demand (read+write) misses
-system.cpu0.icache.overall_misses::cpu0.inst          467                       # number of overall misses
-system.cpu0.icache.overall_misses::total          467                       # number of overall misses
-system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     20140500                       # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_latency::total     20140500                       # number of ReadReq miss cycles
-system.cpu0.icache.demand_miss_latency::cpu0.inst     20140500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_latency::total     20140500                       # number of demand (read+write) miss cycles
-system.cpu0.icache.overall_miss_latency::cpu0.inst     20140500                       # number of overall miss cycles
-system.cpu0.icache.overall_miss_latency::total     20140500                       # number of overall miss cycles
-system.cpu0.icache.ReadReq_accesses::cpu0.inst       158259                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_accesses::total       158259                       # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.demand_accesses::cpu0.inst       158259                       # number of demand (read+write) accesses
-system.cpu0.icache.demand_accesses::total       158259                       # number of demand (read+write) accesses
-system.cpu0.icache.overall_accesses::cpu0.inst       158259                       # number of overall (read+write) accesses
-system.cpu0.icache.overall_accesses::total       158259                       # number of overall (read+write) accesses
-system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.002951                       # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_miss_rate::total     0.002951                       # miss rate for ReadReq accesses
-system.cpu0.icache.demand_miss_rate::cpu0.inst     0.002951                       # miss rate for demand accesses
-system.cpu0.icache.demand_miss_rate::total     0.002951                       # miss rate for demand accesses
-system.cpu0.icache.overall_miss_rate::cpu0.inst     0.002951                       # miss rate for overall accesses
-system.cpu0.icache.overall_miss_rate::total     0.002951                       # miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 43127.408994                       # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_miss_latency::total 43127.408994                       # average ReadReq miss latency
-system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 43127.408994                       # average overall miss latency
-system.cpu0.icache.demand_avg_miss_latency::total 43127.408994                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 43127.408994                       # average overall miss latency
-system.cpu0.icache.overall_avg_miss_latency::total 43127.408994                       # average overall miss latency
-system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu0.icache.writebacks::writebacks          215                       # number of writebacks
-system.cpu0.icache.writebacks::total              215                       # number of writebacks
-system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          467                       # number of ReadReq MSHR misses
-system.cpu0.icache.ReadReq_mshr_misses::total          467                       # number of ReadReq MSHR misses
-system.cpu0.icache.demand_mshr_misses::cpu0.inst          467                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.demand_mshr_misses::total          467                       # number of demand (read+write) MSHR misses
-system.cpu0.icache.overall_mshr_misses::cpu0.inst          467                       # number of overall MSHR misses
-system.cpu0.icache.overall_mshr_misses::total          467                       # number of overall MSHR misses
-system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     19673500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_latency::total     19673500                       # number of ReadReq MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     19673500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_latency::total     19673500                       # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     19673500                       # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_latency::total     19673500                       # number of overall MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.002951                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002951                       # mshr miss rate for ReadReq accesses
-system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.002951                       # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_miss_rate::total     0.002951                       # mshr miss rate for demand accesses
-system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.002951                       # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_miss_rate::total     0.002951                       # mshr miss rate for overall accesses
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 42127.408994                       # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42127.408994                       # average ReadReq mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 42127.408994                       # average overall mshr miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency::total 42127.408994                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 42127.408994                       # average overall mshr miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency::total 42127.408994                       # average overall mshr miss latency
-system.cpu1.numCycles                          527130                       # number of cpu cycles simulated
-system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu1.committedInsts                     170790                       # Number of instructions committed
-system.cpu1.committedOps                       170790                       # Number of ops (including micro ops) committed
-system.cpu1.num_int_alu_accesses               110708                       # Number of integer alu accesses
-system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu1.num_func_calls                        637                       # number of times a function call or return occured
-system.cpu1.num_conditional_control_insts        34050                       # number of instructions that are conditional controls
-system.cpu1.num_int_insts                      110708                       # number of integer instructions
-system.cpu1.num_fp_insts                            0                       # number of float instructions
-system.cpu1.num_int_register_reads             268858                       # number of times the integer registers were read
-system.cpu1.num_int_register_writes            101318                       # number of times the integer registers were written
-system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu1.num_mem_refs                        52827                       # number of memory refs
-system.cpu1.num_load_insts                      41019                       # Number of load instructions
-system.cpu1.num_store_insts                     11808                       # Number of store instructions
-system.cpu1.num_idle_cycles              73818.861681                       # Number of idle cycles
-system.cpu1.num_busy_cycles              453311.138319                       # Number of busy cycles
-system.cpu1.not_idle_fraction                0.859961                       # Percentage of non-idle cycles
-system.cpu1.idle_fraction                    0.140039                       # Percentage of idle cycles
-system.cpu1.Branches                            35703                       # Number of branches fetched
-system.cpu1.op_class::No_OpClass                26483     15.50%     15.50% # Class of executed instruction
-system.cpu1.op_class::IntAlu                    74610     43.68%     59.18% # Class of executed instruction
-system.cpu1.op_class::IntMult                       0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::IntDiv                        0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatAdd                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatCmp                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatCvt                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatMult                     0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatDiv                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::FloatSqrt                     0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdAdd                       0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdAddAcc                    0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdAlu                       0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdCmp                       0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdCvt                       0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdMisc                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdMult                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdMultAcc                   0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdShift                     0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdShiftAcc                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdSqrt                      0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAdd                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatAlu                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCmp                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatCvt                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatDiv                  0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMisc                 0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMult                 0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     59.18% # Class of executed instruction
-system.cpu1.op_class::MemRead                   57921     33.91%     93.09% # Class of executed instruction
-system.cpu1.op_class::MemWrite                  11808      6.91%    100.00% # Class of executed instruction
-system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu1.op_class::total                    170822                       # Class of executed instruction
-system.cpu1.dcache.tags.replacements                0                       # number of replacements
-system.cpu1.dcache.tags.tagsinuse           26.474097                       # Cycle average of tags in use
-system.cpu1.dcache.tags.total_refs              25884                       # Total number of references to valid blocks.
-system.cpu1.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
-system.cpu1.dcache.tags.avg_refs           892.551724                       # Average number of references to valid blocks.
-system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.tags.occ_blocks::cpu1.data    26.474097                       # Average occupied blocks per requestor
-system.cpu1.dcache.tags.occ_percent::cpu1.data     0.051707                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_percent::total     0.051707                       # Average percentage of cache occupancy
-system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
-system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu1.dcache.tags.occ_task_id_percent::1024     0.056641                       # Percentage of cache occupancy per task id
-system.cpu1.dcache.tags.tag_accesses           211529                       # Number of tag accesses
-system.cpu1.dcache.tags.data_accesses          211529                       # Number of data accesses
-system.cpu1.dcache.ReadReq_hits::cpu1.data        40844                       # number of ReadReq hits
-system.cpu1.dcache.ReadReq_hits::total          40844                       # number of ReadReq hits
-system.cpu1.dcache.WriteReq_hits::cpu1.data        11631                       # number of WriteReq hits
-system.cpu1.dcache.WriteReq_hits::total         11631                       # number of WriteReq hits
-system.cpu1.dcache.SwapReq_hits::cpu1.data           14                       # number of SwapReq hits
-system.cpu1.dcache.SwapReq_hits::total             14                       # number of SwapReq hits
-system.cpu1.dcache.demand_hits::cpu1.data        52475                       # number of demand (read+write) hits
-system.cpu1.dcache.demand_hits::total           52475                       # number of demand (read+write) hits
-system.cpu1.dcache.overall_hits::cpu1.data        52475                       # number of overall hits
-system.cpu1.dcache.overall_hits::total          52475                       # number of overall hits
-system.cpu1.dcache.ReadReq_misses::cpu1.data          167                       # number of ReadReq misses
-system.cpu1.dcache.ReadReq_misses::total          167                       # number of ReadReq misses
-system.cpu1.dcache.WriteReq_misses::cpu1.data          105                       # number of WriteReq misses
-system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
-system.cpu1.dcache.SwapReq_misses::cpu1.data           56                       # number of SwapReq misses
-system.cpu1.dcache.SwapReq_misses::total           56                       # number of SwapReq misses
-system.cpu1.dcache.demand_misses::cpu1.data          272                       # number of demand (read+write) misses
-system.cpu1.dcache.demand_misses::total           272                       # number of demand (read+write) misses
-system.cpu1.dcache.overall_misses::cpu1.data          272                       # number of overall misses
-system.cpu1.dcache.overall_misses::total          272                       # number of overall misses
-system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1891500                       # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_latency::total      1891500                       # number of ReadReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1642500                       # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_latency::total      1642500                       # number of WriteReq miss cycles
-system.cpu1.dcache.SwapReq_miss_latency::cpu1.data       250000                       # number of SwapReq miss cycles
-system.cpu1.dcache.SwapReq_miss_latency::total       250000                       # number of SwapReq miss cycles
-system.cpu1.dcache.demand_miss_latency::cpu1.data      3534000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_latency::total      3534000                       # number of demand (read+write) miss cycles
-system.cpu1.dcache.overall_miss_latency::cpu1.data      3534000                       # number of overall miss cycles
-system.cpu1.dcache.overall_miss_latency::total      3534000                       # number of overall miss cycles
-system.cpu1.dcache.ReadReq_accesses::cpu1.data        41011                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_accesses::total        41011                       # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::cpu1.data        11736                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_accesses::total        11736                       # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::cpu1.data           70                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.SwapReq_accesses::total           70                       # number of SwapReq accesses(hits+misses)
-system.cpu1.dcache.demand_accesses::cpu1.data        52747                       # number of demand (read+write) accesses
-system.cpu1.dcache.demand_accesses::total        52747                       # number of demand (read+write) accesses
-system.cpu1.dcache.overall_accesses::cpu1.data        52747                       # number of overall (read+write) accesses
-system.cpu1.dcache.overall_accesses::total        52747                       # number of overall (read+write) accesses
-system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004072                       # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_miss_rate::total     0.004072                       # miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.008947                       # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_miss_rate::total     0.008947                       # miss rate for WriteReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::cpu1.data     0.800000                       # miss rate for SwapReq accesses
-system.cpu1.dcache.SwapReq_miss_rate::total     0.800000                       # miss rate for SwapReq accesses
-system.cpu1.dcache.demand_miss_rate::cpu1.data     0.005157                       # miss rate for demand accesses
-system.cpu1.dcache.demand_miss_rate::total     0.005157                       # miss rate for demand accesses
-system.cpu1.dcache.overall_miss_rate::cpu1.data     0.005157                       # miss rate for overall accesses
-system.cpu1.dcache.overall_miss_rate::total     0.005157                       # miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11326.347305                       # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_miss_latency::total 11326.347305                       # average ReadReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 15642.857143                       # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_miss_latency::total 15642.857143                       # average WriteReq miss latency
-system.cpu1.dcache.SwapReq_avg_miss_latency::cpu1.data  4464.285714                       # average SwapReq miss latency
-system.cpu1.dcache.SwapReq_avg_miss_latency::total  4464.285714                       # average SwapReq miss latency
-system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 12992.647059                       # average overall miss latency
-system.cpu1.dcache.demand_avg_miss_latency::total 12992.647059                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 12992.647059                       # average overall miss latency
-system.cpu1.dcache.overall_avg_miss_latency::total 12992.647059                       # average overall miss latency
-system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          167                       # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          105                       # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
-system.cpu1.dcache.SwapReq_mshr_misses::cpu1.data           56                       # number of SwapReq MSHR misses
-system.cpu1.dcache.SwapReq_mshr_misses::total           56                       # number of SwapReq MSHR misses
-system.cpu1.dcache.demand_mshr_misses::cpu1.data          272                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.demand_mshr_misses::total          272                       # number of demand (read+write) MSHR misses
-system.cpu1.dcache.overall_mshr_misses::cpu1.data          272                       # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_misses::total          272                       # number of overall MSHR misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1724500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1724500                       # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      1537500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1537500                       # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.SwapReq_mshr_miss_latency::cpu1.data       194000                       # number of SwapReq MSHR miss cycles
-system.cpu1.dcache.SwapReq_mshr_miss_latency::total       194000                       # number of SwapReq MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      3262000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_latency::total      3262000                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      3262000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_latency::total      3262000                       # number of overall MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004072                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004072                       # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.008947                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008947                       # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.SwapReq_mshr_miss_rate::cpu1.data     0.800000                       # mshr miss rate for SwapReq accesses
-system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SwapReq accesses
-system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.005157                       # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_miss_rate::total     0.005157                       # mshr miss rate for demand accesses
-system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.005157                       # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_miss_rate::total     0.005157                       # mshr miss rate for overall accesses
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10326.347305                       # average ReadReq mshr miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10326.347305                       # average ReadReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14642.857143                       # average WriteReq mshr miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14642.857143                       # average WriteReq mshr miss latency
-system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::cpu1.data  3464.285714                       # average SwapReq mshr miss latency
-system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3464.285714                       # average SwapReq mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11992.647059                       # average overall mshr miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11992.647059                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11992.647059                       # average overall mshr miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11992.647059                       # average overall mshr miss latency
-system.cpu1.icache.tags.replacements              280                       # number of replacements
-system.cpu1.icache.tags.tagsinuse           66.953040                       # Cycle average of tags in use
-system.cpu1.icache.tags.total_refs             170457                       # Total number of references to valid blocks.
-system.cpu1.icache.tags.sampled_refs              366                       # Sample count of references to valid blocks.
-system.cpu1.icache.tags.avg_refs           465.729508                       # Average number of references to valid blocks.
-system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu1.icache.tags.occ_blocks::cpu1.inst    66.953040                       # Average occupied blocks per requestor
-system.cpu1.icache.tags.occ_percent::cpu1.inst     0.130768                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_percent::total     0.130768                       # Average percentage of cache occupancy
-system.cpu1.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
-system.cpu1.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
-system.cpu1.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
-system.cpu1.icache.tags.tag_accesses           171189                       # Number of tag accesses
-system.cpu1.icache.tags.data_accesses          171189                       # Number of data accesses
-system.cpu1.icache.ReadReq_hits::cpu1.inst       170457                       # number of ReadReq hits
-system.cpu1.icache.ReadReq_hits::total         170457                       # number of ReadReq hits
-system.cpu1.icache.demand_hits::cpu1.inst       170457                       # number of demand (read+write) hits
-system.cpu1.icache.demand_hits::total          170457                       # number of demand (read+write) hits
-system.cpu1.icache.overall_hits::cpu1.inst       170457                       # number of overall hits
-system.cpu1.icache.overall_hits::total         170457                       # number of overall hits
-system.cpu1.icache.ReadReq_misses::cpu1.inst          366                       # number of ReadReq misses
-system.cpu1.icache.ReadReq_misses::total          366                       # number of ReadReq misses
-system.cpu1.icache.demand_misses::cpu1.inst          366                       # number of demand (read+write) misses
-system.cpu1.icache.demand_misses::total           366                       # number of demand (read+write) misses
-system.cpu1.icache.overall_misses::cpu1.inst          366                       # number of overall misses
-system.cpu1.icache.overall_misses::total          366                       # number of overall misses
-system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5688500                       # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_latency::total      5688500                       # number of ReadReq miss cycles
-system.cpu1.icache.demand_miss_latency::cpu1.inst      5688500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_latency::total      5688500                       # number of demand (read+write) miss cycles
-system.cpu1.icache.overall_miss_latency::cpu1.inst      5688500                       # number of overall miss cycles
-system.cpu1.icache.overall_miss_latency::total      5688500                       # number of overall miss cycles
-system.cpu1.icache.ReadReq_accesses::cpu1.inst       170823                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_accesses::total       170823                       # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.demand_accesses::cpu1.inst       170823                       # number of demand (read+write) accesses
-system.cpu1.icache.demand_accesses::total       170823                       # number of demand (read+write) accesses
-system.cpu1.icache.overall_accesses::cpu1.inst       170823                       # number of overall (read+write) accesses
-system.cpu1.icache.overall_accesses::total       170823                       # number of overall (read+write) accesses
-system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.002143                       # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
-system.cpu1.icache.demand_miss_rate::cpu1.inst     0.002143                       # miss rate for demand accesses
-system.cpu1.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
-system.cpu1.icache.overall_miss_rate::cpu1.inst     0.002143                       # miss rate for overall accesses
-system.cpu1.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15542.349727                       # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_miss_latency::total 15542.349727                       # average ReadReq miss latency
-system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15542.349727                       # average overall miss latency
-system.cpu1.icache.demand_avg_miss_latency::total 15542.349727                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15542.349727                       # average overall miss latency
-system.cpu1.icache.overall_avg_miss_latency::total 15542.349727                       # average overall miss latency
-system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu1.icache.writebacks::writebacks          280                       # number of writebacks
-system.cpu1.icache.writebacks::total              280                       # number of writebacks
-system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          366                       # number of ReadReq MSHR misses
-system.cpu1.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
-system.cpu1.icache.demand_mshr_misses::cpu1.inst          366                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
-system.cpu1.icache.overall_mshr_misses::cpu1.inst          366                       # number of overall MSHR misses
-system.cpu1.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
-system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      5322500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_latency::total      5322500                       # number of ReadReq MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      5322500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_latency::total      5322500                       # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      5322500                       # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_latency::total      5322500                       # number of overall MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.002143                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
-system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.002143                       # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
-system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.002143                       # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 14542.349727                       # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14542.349727                       # average ReadReq mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 14542.349727                       # average overall mshr miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency::total 14542.349727                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 14542.349727                       # average overall mshr miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency::total 14542.349727                       # average overall mshr miss latency
-system.cpu2.numCycles                          527130                       # number of cpu cycles simulated
-system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu2.committedInsts                     168244                       # Number of instructions committed
-system.cpu2.committedOps                       168244                       # Number of ops (including micro ops) committed
-system.cpu2.num_int_alu_accesses               109603                       # Number of integer alu accesses
-system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu2.num_func_calls                        637                       # number of times a function call or return occured
-system.cpu2.num_conditional_control_insts        33329                       # number of instructions that are conditional controls
-system.cpu2.num_int_insts                      109603                       # number of integer instructions
-system.cpu2.num_fp_insts                            0                       # number of float instructions
-system.cpu2.num_int_register_reads             267321                       # number of times the integer registers were read
-system.cpu2.num_int_register_writes            101101                       # number of times the integer registers were written
-system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu2.num_mem_refs                        52443                       # number of memory refs
-system.cpu2.num_load_insts                      40463                       # Number of load instructions
-system.cpu2.num_store_insts                     11980                       # Number of store instructions
-system.cpu2.num_idle_cycles              74087.861169                       # Number of idle cycles
-system.cpu2.num_busy_cycles              453042.138831                       # Number of busy cycles
-system.cpu2.not_idle_fraction                0.859450                       # Percentage of non-idle cycles
-system.cpu2.idle_fraction                    0.140550                       # Percentage of idle cycles
-system.cpu2.Branches                            34984                       # Number of branches fetched
-system.cpu2.op_class::No_OpClass                25761     15.31%     15.31% # Class of executed instruction
-system.cpu2.op_class::IntAlu                    74059     44.01%     59.32% # Class of executed instruction
-system.cpu2.op_class::IntMult                       0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::IntDiv                        0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatAdd                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatCmp                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatCvt                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatMult                     0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatDiv                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::FloatSqrt                     0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdAdd                       0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdAddAcc                    0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdAlu                       0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdCmp                       0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdCvt                       0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdMisc                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdMult                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdMultAcc                   0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdShift                     0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdShiftAcc                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdSqrt                      0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAdd                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatAlu                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCmp                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatCvt                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatDiv                  0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMisc                 0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMult                 0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     59.32% # Class of executed instruction
-system.cpu2.op_class::MemRead                   56476     33.56%     92.88% # Class of executed instruction
-system.cpu2.op_class::MemWrite                  11980      7.12%    100.00% # Class of executed instruction
-system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu2.op_class::total                    168276                       # Class of executed instruction
-system.cpu2.dcache.tags.replacements                0                       # number of replacements
-system.cpu2.dcache.tags.tagsinuse           27.444081                       # Cycle average of tags in use
-system.cpu2.dcache.tags.total_refs              26343                       # Total number of references to valid blocks.
-system.cpu2.dcache.tags.sampled_refs               30                       # Sample count of references to valid blocks.
-system.cpu2.dcache.tags.avg_refs           878.100000                       # Average number of references to valid blocks.
-system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.dcache.tags.occ_blocks::cpu2.data    27.444081                       # Average occupied blocks per requestor
-system.cpu2.dcache.tags.occ_percent::cpu2.data     0.053602                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_percent::total     0.053602                       # Average percentage of cache occupancy
-system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
-system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu2.dcache.tags.occ_task_id_percent::1024     0.058594                       # Percentage of cache occupancy per task id
-system.cpu2.dcache.tags.tag_accesses           209996                       # Number of tag accesses
-system.cpu2.dcache.tags.data_accesses          209996                       # Number of data accesses
-system.cpu2.dcache.ReadReq_hits::cpu2.data        40285                       # number of ReadReq hits
-system.cpu2.dcache.ReadReq_hits::total          40285                       # number of ReadReq hits
-system.cpu2.dcache.WriteReq_hits::cpu2.data        11801                       # number of WriteReq hits
-system.cpu2.dcache.WriteReq_hits::total         11801                       # number of WriteReq hits
-system.cpu2.dcache.SwapReq_hits::cpu2.data           15                       # number of SwapReq hits
-system.cpu2.dcache.SwapReq_hits::total             15                       # number of SwapReq hits
-system.cpu2.dcache.demand_hits::cpu2.data        52086                       # number of demand (read+write) hits
-system.cpu2.dcache.demand_hits::total           52086                       # number of demand (read+write) hits
-system.cpu2.dcache.overall_hits::cpu2.data        52086                       # number of overall hits
-system.cpu2.dcache.overall_hits::total          52086                       # number of overall hits
-system.cpu2.dcache.ReadReq_misses::cpu2.data          170                       # number of ReadReq misses
-system.cpu2.dcache.ReadReq_misses::total          170                       # number of ReadReq misses
-system.cpu2.dcache.WriteReq_misses::cpu2.data          104                       # number of WriteReq misses
-system.cpu2.dcache.WriteReq_misses::total          104                       # number of WriteReq misses
-system.cpu2.dcache.SwapReq_misses::cpu2.data           58                       # number of SwapReq misses
-system.cpu2.dcache.SwapReq_misses::total           58                       # number of SwapReq misses
-system.cpu2.dcache.demand_misses::cpu2.data          274                       # number of demand (read+write) misses
-system.cpu2.dcache.demand_misses::total           274                       # number of demand (read+write) misses
-system.cpu2.dcache.overall_misses::cpu2.data          274                       # number of overall misses
-system.cpu2.dcache.overall_misses::total          274                       # number of overall misses
-system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2220000                       # number of ReadReq miss cycles
-system.cpu2.dcache.ReadReq_miss_latency::total      2220000                       # number of ReadReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1703000                       # number of WriteReq miss cycles
-system.cpu2.dcache.WriteReq_miss_latency::total      1703000                       # number of WriteReq miss cycles
-system.cpu2.dcache.SwapReq_miss_latency::cpu2.data       260000                       # number of SwapReq miss cycles
-system.cpu2.dcache.SwapReq_miss_latency::total       260000                       # number of SwapReq miss cycles
-system.cpu2.dcache.demand_miss_latency::cpu2.data      3923000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.demand_miss_latency::total      3923000                       # number of demand (read+write) miss cycles
-system.cpu2.dcache.overall_miss_latency::cpu2.data      3923000                       # number of overall miss cycles
-system.cpu2.dcache.overall_miss_latency::total      3923000                       # number of overall miss cycles
-system.cpu2.dcache.ReadReq_accesses::cpu2.data        40455                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.ReadReq_accesses::total        40455                       # number of ReadReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::cpu2.data        11905                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.WriteReq_accesses::total        11905                       # number of WriteReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::cpu2.data           73                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.SwapReq_accesses::total           73                       # number of SwapReq accesses(hits+misses)
-system.cpu2.dcache.demand_accesses::cpu2.data        52360                       # number of demand (read+write) accesses
-system.cpu2.dcache.demand_accesses::total        52360                       # number of demand (read+write) accesses
-system.cpu2.dcache.overall_accesses::cpu2.data        52360                       # number of overall (read+write) accesses
-system.cpu2.dcache.overall_accesses::total        52360                       # number of overall (read+write) accesses
-system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.004202                       # miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_miss_rate::total     0.004202                       # miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.008736                       # miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_miss_rate::total     0.008736                       # miss rate for WriteReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::cpu2.data     0.794521                       # miss rate for SwapReq accesses
-system.cpu2.dcache.SwapReq_miss_rate::total     0.794521                       # miss rate for SwapReq accesses
-system.cpu2.dcache.demand_miss_rate::cpu2.data     0.005233                       # miss rate for demand accesses
-system.cpu2.dcache.demand_miss_rate::total     0.005233                       # miss rate for demand accesses
-system.cpu2.dcache.overall_miss_rate::cpu2.data     0.005233                       # miss rate for overall accesses
-system.cpu2.dcache.overall_miss_rate::total     0.005233                       # miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 13058.823529                       # average ReadReq miss latency
-system.cpu2.dcache.ReadReq_avg_miss_latency::total 13058.823529                       # average ReadReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data        16375                       # average WriteReq miss latency
-system.cpu2.dcache.WriteReq_avg_miss_latency::total        16375                       # average WriteReq miss latency
-system.cpu2.dcache.SwapReq_avg_miss_latency::cpu2.data  4482.758621                       # average SwapReq miss latency
-system.cpu2.dcache.SwapReq_avg_miss_latency::total  4482.758621                       # average SwapReq miss latency
-system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 14317.518248                       # average overall miss latency
-system.cpu2.dcache.demand_avg_miss_latency::total 14317.518248                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 14317.518248                       # average overall miss latency
-system.cpu2.dcache.overall_avg_miss_latency::total 14317.518248                       # average overall miss latency
-system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data          170                       # number of ReadReq MSHR misses
-system.cpu2.dcache.ReadReq_mshr_misses::total          170                       # number of ReadReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          104                       # number of WriteReq MSHR misses
-system.cpu2.dcache.WriteReq_mshr_misses::total          104                       # number of WriteReq MSHR misses
-system.cpu2.dcache.SwapReq_mshr_misses::cpu2.data           58                       # number of SwapReq MSHR misses
-system.cpu2.dcache.SwapReq_mshr_misses::total           58                       # number of SwapReq MSHR misses
-system.cpu2.dcache.demand_mshr_misses::cpu2.data          274                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.demand_mshr_misses::total          274                       # number of demand (read+write) MSHR misses
-system.cpu2.dcache.overall_mshr_misses::cpu2.data          274                       # number of overall MSHR misses
-system.cpu2.dcache.overall_mshr_misses::total          274                       # number of overall MSHR misses
-system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data      2050000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_latency::total      2050000                       # number of ReadReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data      1599000                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1599000                       # number of WriteReq MSHR miss cycles
-system.cpu2.dcache.SwapReq_mshr_miss_latency::cpu2.data       202000                       # number of SwapReq MSHR miss cycles
-system.cpu2.dcache.SwapReq_mshr_miss_latency::total       202000                       # number of SwapReq MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      3649000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.demand_mshr_miss_latency::total      3649000                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      3649000                       # number of overall MSHR miss cycles
-system.cpu2.dcache.overall_mshr_miss_latency::total      3649000                       # number of overall MSHR miss cycles
-system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.004202                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004202                       # mshr miss rate for ReadReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.008736                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008736                       # mshr miss rate for WriteReq accesses
-system.cpu2.dcache.SwapReq_mshr_miss_rate::cpu2.data     0.794521                       # mshr miss rate for SwapReq accesses
-system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.794521                       # mshr miss rate for SwapReq accesses
-system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.005233                       # mshr miss rate for demand accesses
-system.cpu2.dcache.demand_mshr_miss_rate::total     0.005233                       # mshr miss rate for demand accesses
-system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.005233                       # mshr miss rate for overall accesses
-system.cpu2.dcache.overall_mshr_miss_rate::total     0.005233                       # mshr miss rate for overall accesses
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12058.823529                       # average ReadReq mshr miss latency
-system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12058.823529                       # average ReadReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        15375                       # average WriteReq mshr miss latency
-system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        15375                       # average WriteReq mshr miss latency
-system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::cpu2.data  3482.758621                       # average SwapReq mshr miss latency
-system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  3482.758621                       # average SwapReq mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13317.518248                       # average overall mshr miss latency
-system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13317.518248                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13317.518248                       # average overall mshr miss latency
-system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13317.518248                       # average overall mshr miss latency
-system.cpu2.icache.tags.replacements              280                       # number of replacements
-system.cpu2.icache.tags.tagsinuse           69.363893                       # Cycle average of tags in use
-system.cpu2.icache.tags.total_refs             167911                       # Total number of references to valid blocks.
-system.cpu2.icache.tags.sampled_refs              366                       # Sample count of references to valid blocks.
-system.cpu2.icache.tags.avg_refs           458.773224                       # Average number of references to valid blocks.
-system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu2.icache.tags.occ_blocks::cpu2.inst    69.363893                       # Average occupied blocks per requestor
-system.cpu2.icache.tags.occ_percent::cpu2.inst     0.135476                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_percent::total     0.135476                       # Average percentage of cache occupancy
-system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
-system.cpu2.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
-system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
-system.cpu2.icache.tags.tag_accesses           168643                       # Number of tag accesses
-system.cpu2.icache.tags.data_accesses          168643                       # Number of data accesses
-system.cpu2.icache.ReadReq_hits::cpu2.inst       167911                       # number of ReadReq hits
-system.cpu2.icache.ReadReq_hits::total         167911                       # number of ReadReq hits
-system.cpu2.icache.demand_hits::cpu2.inst       167911                       # number of demand (read+write) hits
-system.cpu2.icache.demand_hits::total          167911                       # number of demand (read+write) hits
-system.cpu2.icache.overall_hits::cpu2.inst       167911                       # number of overall hits
-system.cpu2.icache.overall_hits::total         167911                       # number of overall hits
-system.cpu2.icache.ReadReq_misses::cpu2.inst          366                       # number of ReadReq misses
-system.cpu2.icache.ReadReq_misses::total          366                       # number of ReadReq misses
-system.cpu2.icache.demand_misses::cpu2.inst          366                       # number of demand (read+write) misses
-system.cpu2.icache.demand_misses::total           366                       # number of demand (read+write) misses
-system.cpu2.icache.overall_misses::cpu2.inst          366                       # number of overall misses
-system.cpu2.icache.overall_misses::total          366                       # number of overall misses
-system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      8088500                       # number of ReadReq miss cycles
-system.cpu2.icache.ReadReq_miss_latency::total      8088500                       # number of ReadReq miss cycles
-system.cpu2.icache.demand_miss_latency::cpu2.inst      8088500                       # number of demand (read+write) miss cycles
-system.cpu2.icache.demand_miss_latency::total      8088500                       # number of demand (read+write) miss cycles
-system.cpu2.icache.overall_miss_latency::cpu2.inst      8088500                       # number of overall miss cycles
-system.cpu2.icache.overall_miss_latency::total      8088500                       # number of overall miss cycles
-system.cpu2.icache.ReadReq_accesses::cpu2.inst       168277                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.ReadReq_accesses::total       168277                       # number of ReadReq accesses(hits+misses)
-system.cpu2.icache.demand_accesses::cpu2.inst       168277                       # number of demand (read+write) accesses
-system.cpu2.icache.demand_accesses::total       168277                       # number of demand (read+write) accesses
-system.cpu2.icache.overall_accesses::cpu2.inst       168277                       # number of overall (read+write) accesses
-system.cpu2.icache.overall_accesses::total       168277                       # number of overall (read+write) accesses
-system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.002175                       # miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_miss_rate::total     0.002175                       # miss rate for ReadReq accesses
-system.cpu2.icache.demand_miss_rate::cpu2.inst     0.002175                       # miss rate for demand accesses
-system.cpu2.icache.demand_miss_rate::total     0.002175                       # miss rate for demand accesses
-system.cpu2.icache.overall_miss_rate::cpu2.inst     0.002175                       # miss rate for overall accesses
-system.cpu2.icache.overall_miss_rate::total     0.002175                       # miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 22099.726776                       # average ReadReq miss latency
-system.cpu2.icache.ReadReq_avg_miss_latency::total 22099.726776                       # average ReadReq miss latency
-system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 22099.726776                       # average overall miss latency
-system.cpu2.icache.demand_avg_miss_latency::total 22099.726776                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 22099.726776                       # average overall miss latency
-system.cpu2.icache.overall_avg_miss_latency::total 22099.726776                       # average overall miss latency
-system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu2.icache.writebacks::writebacks          280                       # number of writebacks
-system.cpu2.icache.writebacks::total              280                       # number of writebacks
-system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          366                       # number of ReadReq MSHR misses
-system.cpu2.icache.ReadReq_mshr_misses::total          366                       # number of ReadReq MSHR misses
-system.cpu2.icache.demand_mshr_misses::cpu2.inst          366                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.demand_mshr_misses::total          366                       # number of demand (read+write) MSHR misses
-system.cpu2.icache.overall_mshr_misses::cpu2.inst          366                       # number of overall MSHR misses
-system.cpu2.icache.overall_mshr_misses::total          366                       # number of overall MSHR misses
-system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      7722500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_latency::total      7722500                       # number of ReadReq MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      7722500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.demand_mshr_miss_latency::total      7722500                       # number of demand (read+write) MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      7722500                       # number of overall MSHR miss cycles
-system.cpu2.icache.overall_mshr_miss_latency::total      7722500                       # number of overall MSHR miss cycles
-system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.002175                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002175                       # mshr miss rate for ReadReq accesses
-system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.002175                       # mshr miss rate for demand accesses
-system.cpu2.icache.demand_mshr_miss_rate::total     0.002175                       # mshr miss rate for demand accesses
-system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.002175                       # mshr miss rate for overall accesses
-system.cpu2.icache.overall_mshr_miss_rate::total     0.002175                       # mshr miss rate for overall accesses
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 21099.726776                       # average ReadReq mshr miss latency
-system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 21099.726776                       # average ReadReq mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 21099.726776                       # average overall mshr miss latency
-system.cpu2.icache.demand_avg_mshr_miss_latency::total 21099.726776                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 21099.726776                       # average overall mshr miss latency
-system.cpu2.icache.overall_avg_mshr_miss_latency::total 21099.726776                       # average overall mshr miss latency
-system.cpu3.numCycles                          527131                       # number of cpu cycles simulated
-system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
-system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
-system.cpu3.committedInsts                     165809                       # Number of instructions committed
-system.cpu3.committedOps                       165809                       # Number of ops (including micro ops) committed
-system.cpu3.num_int_alu_accesses               112442                       # Number of integer alu accesses
-system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
-system.cpu3.num_func_calls                        637                       # number of times a function call or return occured
-system.cpu3.num_conditional_control_insts        30690                       # number of instructions that are conditional controls
-system.cpu3.num_int_insts                      112442                       # number of integer instructions
-system.cpu3.num_fp_insts                            0                       # number of float instructions
-system.cpu3.num_int_register_reads             289238                       # number of times the integer registers were read
-system.cpu3.num_int_register_writes            110642                       # number of times the integer registers were written
-system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
-system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
-system.cpu3.num_mem_refs                        57921                       # number of memory refs
-system.cpu3.num_load_insts                      41890                       # Number of load instructions
-system.cpu3.num_store_insts                     16031                       # Number of store instructions
-system.cpu3.num_idle_cycles              74358.001718                       # Number of idle cycles
-system.cpu3.num_busy_cycles              452772.998282                       # Number of busy cycles
-system.cpu3.not_idle_fraction                0.858938                       # Percentage of non-idle cycles
-system.cpu3.idle_fraction                    0.141062                       # Percentage of idle cycles
-system.cpu3.Branches                            32344                       # Number of branches fetched
-system.cpu3.op_class::No_OpClass                23127     13.95%     13.95% # Class of executed instruction
-system.cpu3.op_class::IntAlu                    75479     45.51%     59.46% # Class of executed instruction
-system.cpu3.op_class::IntMult                       0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::IntDiv                        0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatAdd                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatCmp                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatCvt                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatMult                     0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatDiv                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::FloatSqrt                     0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdAdd                       0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdAddAcc                    0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdAlu                       0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdCmp                       0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdCvt                       0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdMisc                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdMult                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdMultAcc                   0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdShift                     0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdShiftAcc                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdSqrt                      0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAdd                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatAlu                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCmp                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatCvt                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatDiv                  0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMisc                 0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMult                 0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     59.46% # Class of executed instruction
-system.cpu3.op_class::MemRead                   51204     30.88%     90.33% # Class of executed instruction
-system.cpu3.op_class::MemWrite                  16031      9.67%    100.00% # Class of executed instruction
-system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
-system.cpu3.op_class::total                    165841                       # Class of executed instruction
-system.cpu3.dcache.tags.replacements                0                       # number of replacements
-system.cpu3.dcache.tags.tagsinuse           25.704074                       # Cycle average of tags in use
-system.cpu3.dcache.tags.total_refs              34341                       # Total number of references to valid blocks.
-system.cpu3.dcache.tags.sampled_refs               29                       # Sample count of references to valid blocks.
-system.cpu3.dcache.tags.avg_refs          1184.172414                       # Average number of references to valid blocks.
-system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.dcache.tags.occ_blocks::cpu3.data    25.704074                       # Average occupied blocks per requestor
-system.cpu3.dcache.tags.occ_percent::cpu3.data     0.050203                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_percent::total     0.050203                       # Average percentage of cache occupancy
-system.cpu3.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
-system.cpu3.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
-system.cpu3.dcache.tags.occ_task_id_percent::1024     0.056641                       # Percentage of cache occupancy per task id
-system.cpu3.dcache.tags.tag_accesses           231895                       # Number of tag accesses
-system.cpu3.dcache.tags.data_accesses          231895                       # Number of data accesses
-system.cpu3.dcache.ReadReq_hits::cpu3.data        41733                       # number of ReadReq hits
-system.cpu3.dcache.ReadReq_hits::total          41733                       # number of ReadReq hits
-system.cpu3.dcache.WriteReq_hits::cpu3.data        15853                       # number of WriteReq hits
-system.cpu3.dcache.WriteReq_hits::total         15853                       # number of WriteReq hits
-system.cpu3.dcache.SwapReq_hits::cpu3.data           11                       # number of SwapReq hits
-system.cpu3.dcache.SwapReq_hits::total             11                       # number of SwapReq hits
-system.cpu3.dcache.demand_hits::cpu3.data        57586                       # number of demand (read+write) hits
-system.cpu3.dcache.demand_hits::total           57586                       # number of demand (read+write) hits
-system.cpu3.dcache.overall_hits::cpu3.data        57586                       # number of overall hits
-system.cpu3.dcache.overall_hits::total          57586                       # number of overall hits
-system.cpu3.dcache.ReadReq_misses::cpu3.data          150                       # number of ReadReq misses
-system.cpu3.dcache.ReadReq_misses::total          150                       # number of ReadReq misses
-system.cpu3.dcache.WriteReq_misses::cpu3.data          109                       # number of WriteReq misses
-system.cpu3.dcache.WriteReq_misses::total          109                       # number of WriteReq misses
-system.cpu3.dcache.SwapReq_misses::cpu3.data           56                       # number of SwapReq misses
-system.cpu3.dcache.SwapReq_misses::total           56                       # number of SwapReq misses
-system.cpu3.dcache.demand_misses::cpu3.data          259                       # number of demand (read+write) misses
-system.cpu3.dcache.demand_misses::total           259                       # number of demand (read+write) misses
-system.cpu3.dcache.overall_misses::cpu3.data          259                       # number of overall misses
-system.cpu3.dcache.overall_misses::total          259                       # number of overall misses
-system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      1542500                       # number of ReadReq miss cycles
-system.cpu3.dcache.ReadReq_miss_latency::total      1542500                       # number of ReadReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      1810500                       # number of WriteReq miss cycles
-system.cpu3.dcache.WriteReq_miss_latency::total      1810500                       # number of WriteReq miss cycles
-system.cpu3.dcache.SwapReq_miss_latency::cpu3.data       250500                       # number of SwapReq miss cycles
-system.cpu3.dcache.SwapReq_miss_latency::total       250500                       # number of SwapReq miss cycles
-system.cpu3.dcache.demand_miss_latency::cpu3.data      3353000                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.demand_miss_latency::total      3353000                       # number of demand (read+write) miss cycles
-system.cpu3.dcache.overall_miss_latency::cpu3.data      3353000                       # number of overall miss cycles
-system.cpu3.dcache.overall_miss_latency::total      3353000                       # number of overall miss cycles
-system.cpu3.dcache.ReadReq_accesses::cpu3.data        41883                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.ReadReq_accesses::total        41883                       # number of ReadReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::cpu3.data        15962                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.WriteReq_accesses::total        15962                       # number of WriteReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::cpu3.data           67                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.SwapReq_accesses::total           67                       # number of SwapReq accesses(hits+misses)
-system.cpu3.dcache.demand_accesses::cpu3.data        57845                       # number of demand (read+write) accesses
-system.cpu3.dcache.demand_accesses::total        57845                       # number of demand (read+write) accesses
-system.cpu3.dcache.overall_accesses::cpu3.data        57845                       # number of overall (read+write) accesses
-system.cpu3.dcache.overall_accesses::total        57845                       # number of overall (read+write) accesses
-system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.003581                       # miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_miss_rate::total     0.003581                       # miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.006829                       # miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_miss_rate::total     0.006829                       # miss rate for WriteReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::cpu3.data     0.835821                       # miss rate for SwapReq accesses
-system.cpu3.dcache.SwapReq_miss_rate::total     0.835821                       # miss rate for SwapReq accesses
-system.cpu3.dcache.demand_miss_rate::cpu3.data     0.004477                       # miss rate for demand accesses
-system.cpu3.dcache.demand_miss_rate::total     0.004477                       # miss rate for demand accesses
-system.cpu3.dcache.overall_miss_rate::cpu3.data     0.004477                       # miss rate for overall accesses
-system.cpu3.dcache.overall_miss_rate::total     0.004477                       # miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 10283.333333                       # average ReadReq miss latency
-system.cpu3.dcache.ReadReq_avg_miss_latency::total 10283.333333                       # average ReadReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 16610.091743                       # average WriteReq miss latency
-system.cpu3.dcache.WriteReq_avg_miss_latency::total 16610.091743                       # average WriteReq miss latency
-system.cpu3.dcache.SwapReq_avg_miss_latency::cpu3.data  4473.214286                       # average SwapReq miss latency
-system.cpu3.dcache.SwapReq_avg_miss_latency::total  4473.214286                       # average SwapReq miss latency
-system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 12945.945946                       # average overall miss latency
-system.cpu3.dcache.demand_avg_miss_latency::total 12945.945946                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 12945.945946                       # average overall miss latency
-system.cpu3.dcache.overall_avg_miss_latency::total 12945.945946                       # average overall miss latency
-system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data          150                       # number of ReadReq MSHR misses
-system.cpu3.dcache.ReadReq_mshr_misses::total          150                       # number of ReadReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          109                       # number of WriteReq MSHR misses
-system.cpu3.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
-system.cpu3.dcache.SwapReq_mshr_misses::cpu3.data           56                       # number of SwapReq MSHR misses
-system.cpu3.dcache.SwapReq_mshr_misses::total           56                       # number of SwapReq MSHR misses
-system.cpu3.dcache.demand_mshr_misses::cpu3.data          259                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.demand_mshr_misses::total          259                       # number of demand (read+write) MSHR misses
-system.cpu3.dcache.overall_mshr_misses::cpu3.data          259                       # number of overall MSHR misses
-system.cpu3.dcache.overall_mshr_misses::total          259                       # number of overall MSHR misses
-system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data      1392500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_latency::total      1392500                       # number of ReadReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data      1701500                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1701500                       # number of WriteReq MSHR miss cycles
-system.cpu3.dcache.SwapReq_mshr_miss_latency::cpu3.data       194500                       # number of SwapReq MSHR miss cycles
-system.cpu3.dcache.SwapReq_mshr_miss_latency::total       194500                       # number of SwapReq MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      3094000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.demand_mshr_miss_latency::total      3094000                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      3094000                       # number of overall MSHR miss cycles
-system.cpu3.dcache.overall_mshr_miss_latency::total      3094000                       # number of overall MSHR miss cycles
-system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.003581                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003581                       # mshr miss rate for ReadReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.006829                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.006829                       # mshr miss rate for WriteReq accesses
-system.cpu3.dcache.SwapReq_mshr_miss_rate::cpu3.data     0.835821                       # mshr miss rate for SwapReq accesses
-system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.835821                       # mshr miss rate for SwapReq accesses
-system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.004477                       # mshr miss rate for demand accesses
-system.cpu3.dcache.demand_mshr_miss_rate::total     0.004477                       # mshr miss rate for demand accesses
-system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.004477                       # mshr miss rate for overall accesses
-system.cpu3.dcache.overall_mshr_miss_rate::total     0.004477                       # mshr miss rate for overall accesses
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  9283.333333                       # average ReadReq mshr miss latency
-system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  9283.333333                       # average ReadReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 15610.091743                       # average WriteReq mshr miss latency
-system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15610.091743                       # average WriteReq mshr miss latency
-system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::cpu3.data  3473.214286                       # average SwapReq mshr miss latency
-system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  3473.214286                       # average SwapReq mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 11945.945946                       # average overall mshr miss latency
-system.cpu3.dcache.demand_avg_mshr_miss_latency::total 11945.945946                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 11945.945946                       # average overall mshr miss latency
-system.cpu3.dcache.overall_avg_mshr_miss_latency::total 11945.945946                       # average overall mshr miss latency
-system.cpu3.icache.tags.replacements              281                       # number of replacements
-system.cpu3.icache.tags.tagsinuse           64.942208                       # Cycle average of tags in use
-system.cpu3.icache.tags.total_refs             165475                       # Total number of references to valid blocks.
-system.cpu3.icache.tags.sampled_refs              367                       # Sample count of references to valid blocks.
-system.cpu3.icache.tags.avg_refs           450.885559                       # Average number of references to valid blocks.
-system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu3.icache.tags.occ_blocks::cpu3.inst    64.942208                       # Average occupied blocks per requestor
-system.cpu3.icache.tags.occ_percent::cpu3.inst     0.126840                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_percent::total     0.126840                       # Average percentage of cache occupancy
-system.cpu3.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
-system.cpu3.icache.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
-system.cpu3.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
-system.cpu3.icache.tags.tag_accesses           166209                       # Number of tag accesses
-system.cpu3.icache.tags.data_accesses          166209                       # Number of data accesses
-system.cpu3.icache.ReadReq_hits::cpu3.inst       165475                       # number of ReadReq hits
-system.cpu3.icache.ReadReq_hits::total         165475                       # number of ReadReq hits
-system.cpu3.icache.demand_hits::cpu3.inst       165475                       # number of demand (read+write) hits
-system.cpu3.icache.demand_hits::total          165475                       # number of demand (read+write) hits
-system.cpu3.icache.overall_hits::cpu3.inst       165475                       # number of overall hits
-system.cpu3.icache.overall_hits::total         165475                       # number of overall hits
-system.cpu3.icache.ReadReq_misses::cpu3.inst          367                       # number of ReadReq misses
-system.cpu3.icache.ReadReq_misses::total          367                       # number of ReadReq misses
-system.cpu3.icache.demand_misses::cpu3.inst          367                       # number of demand (read+write) misses
-system.cpu3.icache.demand_misses::total           367                       # number of demand (read+write) misses
-system.cpu3.icache.overall_misses::cpu3.inst          367                       # number of overall misses
-system.cpu3.icache.overall_misses::total          367                       # number of overall misses
-system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5473500                       # number of ReadReq miss cycles
-system.cpu3.icache.ReadReq_miss_latency::total      5473500                       # number of ReadReq miss cycles
-system.cpu3.icache.demand_miss_latency::cpu3.inst      5473500                       # number of demand (read+write) miss cycles
-system.cpu3.icache.demand_miss_latency::total      5473500                       # number of demand (read+write) miss cycles
-system.cpu3.icache.overall_miss_latency::cpu3.inst      5473500                       # number of overall miss cycles
-system.cpu3.icache.overall_miss_latency::total      5473500                       # number of overall miss cycles
-system.cpu3.icache.ReadReq_accesses::cpu3.inst       165842                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.ReadReq_accesses::total       165842                       # number of ReadReq accesses(hits+misses)
-system.cpu3.icache.demand_accesses::cpu3.inst       165842                       # number of demand (read+write) accesses
-system.cpu3.icache.demand_accesses::total       165842                       # number of demand (read+write) accesses
-system.cpu3.icache.overall_accesses::cpu3.inst       165842                       # number of overall (read+write) accesses
-system.cpu3.icache.overall_accesses::total       165842                       # number of overall (read+write) accesses
-system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.002213                       # miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_miss_rate::total     0.002213                       # miss rate for ReadReq accesses
-system.cpu3.icache.demand_miss_rate::cpu3.inst     0.002213                       # miss rate for demand accesses
-system.cpu3.icache.demand_miss_rate::total     0.002213                       # miss rate for demand accesses
-system.cpu3.icache.overall_miss_rate::cpu3.inst     0.002213                       # miss rate for overall accesses
-system.cpu3.icache.overall_miss_rate::total     0.002213                       # miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 14914.168937                       # average ReadReq miss latency
-system.cpu3.icache.ReadReq_avg_miss_latency::total 14914.168937                       # average ReadReq miss latency
-system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 14914.168937                       # average overall miss latency
-system.cpu3.icache.demand_avg_miss_latency::total 14914.168937                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 14914.168937                       # average overall miss latency
-system.cpu3.icache.overall_avg_miss_latency::total 14914.168937                       # average overall miss latency
-system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu3.icache.writebacks::writebacks          281                       # number of writebacks
-system.cpu3.icache.writebacks::total              281                       # number of writebacks
-system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          367                       # number of ReadReq MSHR misses
-system.cpu3.icache.ReadReq_mshr_misses::total          367                       # number of ReadReq MSHR misses
-system.cpu3.icache.demand_mshr_misses::cpu3.inst          367                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.demand_mshr_misses::total          367                       # number of demand (read+write) MSHR misses
-system.cpu3.icache.overall_mshr_misses::cpu3.inst          367                       # number of overall MSHR misses
-system.cpu3.icache.overall_mshr_misses::total          367                       # number of overall MSHR misses
-system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      5106500                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_latency::total      5106500                       # number of ReadReq MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      5106500                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.demand_mshr_miss_latency::total      5106500                       # number of demand (read+write) MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      5106500                       # number of overall MSHR miss cycles
-system.cpu3.icache.overall_mshr_miss_latency::total      5106500                       # number of overall MSHR miss cycles
-system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.002213                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002213                       # mshr miss rate for ReadReq accesses
-system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.002213                       # mshr miss rate for demand accesses
-system.cpu3.icache.demand_mshr_miss_rate::total     0.002213                       # mshr miss rate for demand accesses
-system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.002213                       # mshr miss rate for overall accesses
-system.cpu3.icache.overall_mshr_miss_rate::total     0.002213                       # mshr miss rate for overall accesses
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 13914.168937                       # average ReadReq mshr miss latency
-system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13914.168937                       # average ReadReq mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 13914.168937                       # average overall mshr miss latency
-system.cpu3.icache.demand_avg_mshr_miss_latency::total 13914.168937                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 13914.168937                       # average overall mshr miss latency
-system.cpu3.icache.overall_avg_mshr_miss_latency::total 13914.168937                       # average overall mshr miss latency
-system.l2c.tags.replacements                        0                       # number of replacements
-system.l2c.tags.tagsinuse                  347.185045                       # Cycle average of tags in use
-system.l2c.tags.total_refs                       1714                       # Total number of references to valid blocks.
-system.l2c.tags.sampled_refs                      429                       # Sample count of references to valid blocks.
-system.l2c.tags.avg_refs                     3.995338                       # Average number of references to valid blocks.
-system.l2c.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
-system.l2c.tags.occ_blocks::writebacks       0.881447                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.inst      230.714883                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu0.data       54.006864                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.inst        6.227742                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu1.data        0.835119                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.inst       46.668024                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu2.data        6.066881                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.inst        0.961095                       # Average occupied blocks per requestor
-system.l2c.tags.occ_blocks::cpu3.data        0.822991                       # Average occupied blocks per requestor
-system.l2c.tags.occ_percent::writebacks      0.000013                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.inst       0.003520                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu0.data       0.000824                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.inst       0.000095                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu1.data       0.000013                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.inst       0.000712                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu2.data       0.000093                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.inst       0.000015                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::cpu3.data       0.000013                       # Average percentage of cache occupancy
-system.l2c.tags.occ_percent::total           0.005298                       # Average percentage of cache occupancy
-system.l2c.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
-system.l2c.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
-system.l2c.tags.occ_task_id_percent::1024     0.006546                       # Percentage of cache occupancy per task id
-system.l2c.tags.tag_accesses                    19669                       # Number of tag accesses
-system.l2c.tags.data_accesses                   19669                       # Number of data accesses
-system.l2c.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
-system.l2c.WritebackDirty_hits::total               1                       # number of WritebackDirty hits
-system.l2c.WritebackClean_hits::writebacks          495                       # number of WritebackClean hits
-system.l2c.WritebackClean_hits::total             495                       # number of WritebackClean hits
-system.l2c.UpgradeReq_hits::cpu0.data               2                       # number of UpgradeReq hits
-system.l2c.UpgradeReq_hits::total                   2                       # number of UpgradeReq hits
-system.l2c.ReadCleanReq_hits::cpu0.inst           182                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu1.inst           352                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu2.inst           301                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::cpu3.inst           357                       # number of ReadCleanReq hits
-system.l2c.ReadCleanReq_hits::total              1192                       # number of ReadCleanReq hits
-system.l2c.ReadSharedReq_hits::cpu0.data            5                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu1.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu2.data            3                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::cpu3.data            9                       # number of ReadSharedReq hits
-system.l2c.ReadSharedReq_hits::total               26                       # number of ReadSharedReq hits
-system.l2c.demand_hits::cpu0.inst                 182                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu0.data                   5                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.inst                 352                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu1.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.inst                 301                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu2.data                   3                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.inst                 357                       # number of demand (read+write) hits
-system.l2c.demand_hits::cpu3.data                   9                       # number of demand (read+write) hits
-system.l2c.demand_hits::total                    1218                       # number of demand (read+write) hits
-system.l2c.overall_hits::cpu0.inst                182                       # number of overall hits
-system.l2c.overall_hits::cpu0.data                  5                       # number of overall hits
-system.l2c.overall_hits::cpu1.inst                352                       # number of overall hits
-system.l2c.overall_hits::cpu1.data                  9                       # number of overall hits
-system.l2c.overall_hits::cpu2.inst                301                       # number of overall hits
-system.l2c.overall_hits::cpu2.data                  3                       # number of overall hits
-system.l2c.overall_hits::cpu3.inst                357                       # number of overall hits
-system.l2c.overall_hits::cpu3.data                  9                       # number of overall hits
-system.l2c.overall_hits::total                   1218                       # number of overall hits
-system.l2c.UpgradeReq_misses::cpu0.data            28                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu1.data            14                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu2.data            14                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::cpu3.data            20                       # number of UpgradeReq misses
-system.l2c.UpgradeReq_misses::total                76                       # number of UpgradeReq misses
-system.l2c.ReadExReq_misses::cpu0.data             99                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu1.data             14                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu2.data             15                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::cpu3.data             14                       # number of ReadExReq misses
-system.l2c.ReadExReq_misses::total                142                       # number of ReadExReq misses
-system.l2c.ReadCleanReq_misses::cpu0.inst          285                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu1.inst           14                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu2.inst           65                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::cpu3.inst           10                       # number of ReadCleanReq misses
-system.l2c.ReadCleanReq_misses::total             374                       # number of ReadCleanReq misses
-system.l2c.ReadSharedReq_misses::cpu0.data           66                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu1.data            2                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu2.data            8                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::cpu3.data            2                       # number of ReadSharedReq misses
-system.l2c.ReadSharedReq_misses::total             78                       # number of ReadSharedReq misses
-system.l2c.demand_misses::cpu0.inst               285                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu0.data               165                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.inst                14                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu1.data                16                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.inst                65                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu2.data                23                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.inst                10                       # number of demand (read+write) misses
-system.l2c.demand_misses::cpu3.data                16                       # number of demand (read+write) misses
-system.l2c.demand_misses::total                   594                       # number of demand (read+write) misses
-system.l2c.overall_misses::cpu0.inst              285                       # number of overall misses
-system.l2c.overall_misses::cpu0.data              165                       # number of overall misses
-system.l2c.overall_misses::cpu1.inst               14                       # number of overall misses
-system.l2c.overall_misses::cpu1.data               16                       # number of overall misses
-system.l2c.overall_misses::cpu2.inst               65                       # number of overall misses
-system.l2c.overall_misses::cpu2.data               23                       # number of overall misses
-system.l2c.overall_misses::cpu3.inst               10                       # number of overall misses
-system.l2c.overall_misses::cpu3.data               16                       # number of overall misses
-system.l2c.overall_misses::total                  594                       # number of overall misses
-system.l2c.ReadExReq_miss_latency::cpu0.data      5892000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu1.data       837500                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu2.data       905000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::cpu3.data       836000                       # number of ReadExReq miss cycles
-system.l2c.ReadExReq_miss_latency::total      8470500                       # number of ReadExReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu0.inst     16965000                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu1.inst       831500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu2.inst      3806500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::cpu3.inst       555500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadCleanReq_miss_latency::total     22158500                       # number of ReadCleanReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu0.data      3927500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu1.data       118000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu2.data       475500                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::cpu3.data       119000                       # number of ReadSharedReq miss cycles
-system.l2c.ReadSharedReq_miss_latency::total      4640000                       # number of ReadSharedReq miss cycles
-system.l2c.demand_miss_latency::cpu0.inst     16965000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu0.data      9819500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.inst       831500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu1.data       955500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.inst      3806500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu2.data      1380500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.inst       555500                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::cpu3.data       955000                       # number of demand (read+write) miss cycles
-system.l2c.demand_miss_latency::total        35269000                       # number of demand (read+write) miss cycles
-system.l2c.overall_miss_latency::cpu0.inst     16965000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu0.data      9819500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.inst       831500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu1.data       955500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.inst      3806500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu2.data      1380500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.inst       555500                       # number of overall miss cycles
-system.l2c.overall_miss_latency::cpu3.data       955000                       # number of overall miss cycles
-system.l2c.overall_miss_latency::total       35269000                       # number of overall miss cycles
-system.l2c.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
-system.l2c.WritebackClean_accesses::writebacks          495                       # number of WritebackClean accesses(hits+misses)
-system.l2c.WritebackClean_accesses::total          495                       # number of WritebackClean accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu0.data           30                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu1.data           14                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu2.data           14                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::cpu3.data           20                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_accesses::total              78                       # number of UpgradeReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu0.data           99                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu1.data           14                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu2.data           15                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::cpu3.data           14                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_accesses::total              142                       # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu0.inst          467                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu1.inst          366                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu2.inst          366                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::cpu3.inst          367                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadCleanReq_accesses::total          1566                       # number of ReadCleanReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu0.data           71                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu1.data           11                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu2.data           11                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::cpu3.data           11                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.ReadSharedReq_accesses::total          104                       # number of ReadSharedReq accesses(hits+misses)
-system.l2c.demand_accesses::cpu0.inst             467                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu0.data             170                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.inst             366                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu1.data              25                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.inst             366                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu2.data              26                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.inst             367                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::cpu3.data              25                       # number of demand (read+write) accesses
-system.l2c.demand_accesses::total                1812                       # number of demand (read+write) accesses
-system.l2c.overall_accesses::cpu0.inst            467                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu0.data            170                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.inst            366                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu1.data             25                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.inst            366                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu2.data             26                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.inst            367                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::cpu3.data             25                       # number of overall (read+write) accesses
-system.l2c.overall_accesses::total               1812                       # number of overall (read+write) accesses
-system.l2c.UpgradeReq_miss_rate::cpu0.data     0.933333                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu1.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu2.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::cpu3.data            1                       # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_miss_rate::total       0.974359                       # miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_miss_rate::cpu0.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu0.inst     0.610278                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu1.inst     0.038251                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu2.inst     0.177596                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::cpu3.inst     0.027248                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_miss_rate::total     0.238825                       # miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu0.data     0.929577                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu1.data     0.181818                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu2.data     0.727273                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::cpu3.data     0.181818                       # miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_miss_rate::total     0.750000                       # miss rate for ReadSharedReq accesses
-system.l2c.demand_miss_rate::cpu0.inst       0.610278                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu0.data       0.970588                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.inst       0.038251                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu1.data       0.640000                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.inst       0.177596                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu2.data       0.884615                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.inst       0.027248                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::cpu3.data       0.640000                       # miss rate for demand accesses
-system.l2c.demand_miss_rate::total           0.327815                       # miss rate for demand accesses
-system.l2c.overall_miss_rate::cpu0.inst      0.610278                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu0.data      0.970588                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.inst      0.038251                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu1.data      0.640000                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.inst      0.177596                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu2.data      0.884615                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.inst      0.027248                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::cpu3.data      0.640000                       # miss rate for overall accesses
-system.l2c.overall_miss_rate::total          0.327815                       # miss rate for overall accesses
-system.l2c.ReadExReq_avg_miss_latency::cpu0.data 59515.151515                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu1.data 59821.428571                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu2.data 60333.333333                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::cpu3.data 59714.285714                       # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_miss_latency::total 59651.408451                       # average ReadExReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu0.inst 59526.315789                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu1.inst 59392.857143                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu2.inst 58561.538462                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::cpu3.inst        55550                       # average ReadCleanReq miss latency
-system.l2c.ReadCleanReq_avg_miss_latency::total 59247.326203                       # average ReadCleanReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu0.data 59507.575758                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu1.data        59000                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu2.data 59437.500000                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::cpu3.data        59500                       # average ReadSharedReq miss latency
-system.l2c.ReadSharedReq_avg_miss_latency::total 59487.179487                       # average ReadSharedReq miss latency
-system.l2c.demand_avg_miss_latency::cpu0.inst 59526.315789                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu0.data 59512.121212                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.inst 59392.857143                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu1.data 59718.750000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.inst 58561.538462                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu2.data 60021.739130                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.inst        55550                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::cpu3.data 59687.500000                       # average overall miss latency
-system.l2c.demand_avg_miss_latency::total 59375.420875                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.inst 59526.315789                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu0.data 59512.121212                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.inst 59392.857143                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu1.data 59718.750000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.inst 58561.538462                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu2.data 60021.739130                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.inst        55550                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::cpu3.data 59687.500000                       # average overall miss latency
-system.l2c.overall_avg_miss_latency::total 59375.420875                       # average overall miss latency
-system.l2c.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
-system.l2c.blocked_cycles::no_targets               0                       # number of cycles access was blocked
-system.l2c.blocked::no_mshrs                        0                       # number of cycles access was blocked
-system.l2c.blocked::no_targets                      0                       # number of cycles access was blocked
-system.l2c.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
-system.l2c.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.l2c.ReadCleanReq_mshr_hits::cpu1.inst            4                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu2.inst           11                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::cpu3.inst            5                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadCleanReq_mshr_hits::total           20                       # number of ReadCleanReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu1.data            1                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::cpu2.data            1                       # number of ReadSharedReq MSHR hits
-system.l2c.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
-system.l2c.demand_mshr_hits::cpu1.inst              4                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu1.data              1                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu2.inst             11                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu2.data              1                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::cpu3.inst              5                       # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_hits::total                 22                       # number of demand (read+write) MSHR hits
-system.l2c.overall_mshr_hits::cpu1.inst             4                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu1.data             1                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu2.inst            11                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu2.data             1                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::cpu3.inst             5                       # number of overall MSHR hits
-system.l2c.overall_mshr_hits::total                22                       # number of overall MSHR hits
-system.l2c.UpgradeReq_mshr_misses::cpu0.data           28                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu1.data           14                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu2.data           14                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::cpu3.data           20                       # number of UpgradeReq MSHR misses
-system.l2c.UpgradeReq_mshr_misses::total           76                       # number of UpgradeReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu0.data           99                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu1.data           14                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu2.data           15                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::cpu3.data           14                       # number of ReadExReq MSHR misses
-system.l2c.ReadExReq_mshr_misses::total           142                       # number of ReadExReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu0.inst          285                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu1.inst           10                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu2.inst           54                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::cpu3.inst            5                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu0.data           66                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu1.data            1                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu2.data            7                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::cpu3.data            2                       # number of ReadSharedReq MSHR misses
-system.l2c.ReadSharedReq_mshr_misses::total           76                       # number of ReadSharedReq MSHR misses
-system.l2c.demand_mshr_misses::cpu0.inst          285                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu0.data          165                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.inst           10                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu1.data           15                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu2.data           22                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.inst            5                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::cpu3.data           16                       # number of demand (read+write) MSHR misses
-system.l2c.demand_mshr_misses::total              572                       # number of demand (read+write) MSHR misses
-system.l2c.overall_mshr_misses::cpu0.inst          285                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu0.data          165                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.inst           10                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu1.data           15                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu2.data           22                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.inst            5                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::cpu3.data           16                       # number of overall MSHR misses
-system.l2c.overall_mshr_misses::total             572                       # number of overall MSHR misses
-system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data       533000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data       271000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data       269000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::cpu3.data       381000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_latency::total      1454000                       # number of UpgradeReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu0.data      4902000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu1.data       697500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu2.data       755000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::cpu3.data       696000                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadExReq_mshr_miss_latency::total      7050500                       # number of ReadExReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu0.inst     14115000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu1.inst       500500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu2.inst      2674000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::cpu3.inst       247500                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadCleanReq_mshr_miss_latency::total     17537000                       # number of ReadCleanReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu0.data      3267500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu1.data        49500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu2.data       346500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::cpu3.data        99000                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.ReadSharedReq_mshr_miss_latency::total      3762500                       # number of ReadSharedReq MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.inst     14115000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu0.data      8169500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.inst       500500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu1.data       747000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.inst      2674000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu2.data      1101500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.inst       247500                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::cpu3.data       795000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_latency::total     28350000                       # number of demand (read+write) MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.inst     14115000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu0.data      8169500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.inst       500500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu1.data       747000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.inst      2674000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu2.data      1101500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.inst       247500                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::cpu3.data       795000                       # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_latency::total     28350000                       # number of overall MSHR miss cycles
-system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data     0.933333                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_miss_rate::total     0.974359                       # mshr miss rate for UpgradeReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.610278                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.027322                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.147541                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.013624                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadCleanReq_mshr_miss_rate::total     0.226054                       # mshr miss rate for ReadCleanReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu0.data     0.929577                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu1.data     0.090909                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu2.data     0.636364                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::cpu3.data     0.181818                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.ReadSharedReq_mshr_miss_rate::total     0.730769                       # mshr miss rate for ReadSharedReq accesses
-system.l2c.demand_mshr_miss_rate::cpu0.inst     0.610278                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu0.data     0.970588                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.inst     0.027322                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.inst     0.147541                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu2.data     0.846154                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.inst     0.013624                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::cpu3.data     0.640000                       # mshr miss rate for demand accesses
-system.l2c.demand_mshr_miss_rate::total      0.315673                       # mshr miss rate for demand accesses
-system.l2c.overall_mshr_miss_rate::cpu0.inst     0.610278                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu0.data     0.970588                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.inst     0.027322                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu1.data     0.600000                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.inst     0.147541                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu2.data     0.846154                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.inst     0.013624                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::cpu3.data     0.640000                       # mshr miss rate for overall accesses
-system.l2c.overall_mshr_miss_rate::total     0.315673                       # mshr miss rate for overall accesses
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 19035.714286                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 19357.142857                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 19214.285714                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu3.data        19050                       # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency::total 19131.578947                       # average UpgradeReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 49515.151515                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 49821.428571                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 50333.333333                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::cpu3.data 49714.285714                       # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency::total 49651.408451                       # average ReadExReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 49526.315789                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst        50050                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 49518.518519                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst        49500                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadCleanReq_avg_mshr_miss_latency::total 49539.548023                       # average ReadCleanReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 49507.575758                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu1.data        49500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu2.data        49500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::cpu3.data        49500                       # average ReadSharedReq mshr miss latency
-system.l2c.ReadSharedReq_avg_mshr_miss_latency::total 49506.578947                       # average ReadSharedReq mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 49526.315789                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu0.data 49512.121212                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.inst        50050                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu1.data        49800                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 49518.518519                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu2.data 50068.181818                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.inst        49500                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::cpu3.data 49687.500000                       # average overall mshr miss latency
-system.l2c.demand_avg_mshr_miss_latency::total 49562.937063                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 49526.315789                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu0.data 49512.121212                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.inst        50050                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu1.data        49800                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 49518.518519                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu2.data 50068.181818                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.inst        49500                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::cpu3.data 49687.500000                       # average overall mshr miss latency
-system.l2c.overall_avg_mshr_miss_latency::total 49562.937063                       # average overall mshr miss latency
-system.membus.trans_dist::ReadResp                430                       # Transaction distribution
-system.membus.trans_dist::UpgradeReq              271                       # Transaction distribution
-system.membus.trans_dist::ReadExReq               208                       # Transaction distribution
-system.membus.trans_dist::ReadExResp              142                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq           430                       # Transaction distribution
-system.membus.pkt_count_system.l2c.mem_side::system.physmem.port         1481                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   1481                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.l2c.mem_side::system.physmem.port        36608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                   36608                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                              261                       # Total snoops (count)
-system.membus.snoop_fanout::samples               915                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                     915    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                 915                       # Request fanout histogram
-system.membus.reqLayer0.occupancy              685132                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy            2860000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              1.1                       # Layer utilization (%)
-system.toL2Bus.snoop_filter.tot_requests         3976                       # Total number of requests made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_requests         1120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_requests         1854                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
-system.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.toL2Bus.trans_dist::ReadResp              2221                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackDirty            1                       # Transaction distribution
-system.toL2Bus.trans_dist::WritebackClean         1056                       # Transaction distribution
-system.toL2Bus.trans_dist::CleanEvict               1                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeReq             273                       # Transaction distribution
-system.toL2Bus.trans_dist::UpgradeResp            273                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExReq              424                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadExResp             424                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadCleanReq          1566                       # Transaction distribution
-system.toL2Bus.trans_dist::ReadSharedReq          655                       # Transaction distribution
-system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side         1149                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side          579                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.l2c.cpu_side         1012                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.l2c.cpu_side          367                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.l2c.cpu_side         1012                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.l2c.cpu_side          372                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.l2c.cpu_side         1015                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.l2c.cpu_side          360                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_count::total                  5866                       # Packet count per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side        43648                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side        10944                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.l2c.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.l2c.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.l2c.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.l2c.cpu_side         1664                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.l2c.cpu_side        41472                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.l2c.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.pkt_size::total                 183616                       # Cumulative packet size per connected master and slave (bytes)
-system.toL2Bus.snoops                            1028                       # Total snoops (count)
-system.toL2Bus.snoop_fanout::samples             2918                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::mean            1.265250                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::stdev           1.153418                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::0                   1002     34.34%     34.34% # Request fanout histogram
-system.toL2Bus.snoop_fanout::1                    794     27.21%     61.55% # Request fanout histogram
-system.toL2Bus.snoop_fanout::2                    468     16.04%     77.59% # Request fanout histogram
-system.toL2Bus.snoop_fanout::3                    654     22.41%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
-system.toL2Bus.snoop_fanout::min_value              0                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::max_value              3                       # Request fanout histogram
-system.toL2Bus.snoop_fanout::total               2918                       # Request fanout histogram
-system.toL2Bus.reqLayer0.occupancy            3048992                       # Layer occupancy (ticks)
-system.toL2Bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
-system.toL2Bus.respLayer0.occupancy            700999                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer0.utilization             0.3                       # Layer utilization (%)
-system.toL2Bus.respLayer1.occupancy            500989                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer1.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer2.occupancy            550995                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer2.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer3.occupancy            435970                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer3.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer4.occupancy            554485                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer4.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer5.occupancy            441968                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer5.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer6.occupancy            552992                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer6.utilization             0.2                       # Layer utilization (%)
-system.toL2Bus.respLayer7.occupancy            411482                       # Layer occupancy (ticks)
-system.toL2Bus.respLayer7.utilization             0.2                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_Two_Level/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_Two_Level/stats.txt
index 7c2d41959..b7f3d9217 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_Two_Level/stats.txt
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MESI_Two_Level/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.010022                       # Nu
 sim_ticks                                    10021833                       # Number of ticks simulated
 final_tick                                   10021833                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 141404                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 425972                       # Number of bytes of host memory used
-host_seconds                                    70.87                       # Real time elapsed on the host
+host_tick_rate                                 162199                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 417868                       # Number of bytes of host memory used
+host_seconds                                    61.79                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0     39622272                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
index 10214a209..b8eac504c 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.007437                       # Nu
 sim_ticks                                     7436579                       # Number of ticks simulated
 final_tick                                    7436579                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                  32317                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 403848                       # Number of bytes of host memory used
-host_seconds                                   230.12                       # Real time elapsed on the host
+host_tick_rate                                  74529                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 420508                       # Number of bytes of host memory used
+host_seconds                                    99.78                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0     39411840                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/stats.txt
index 8f87abafb..d149e53a7 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/stats.txt
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_token/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.006099                       # Nu
 sim_ticks                                     6099346                       # Number of ticks simulated
 final_tick                                    6099346                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                  34740                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 404344                       # Number of bytes of host memory used
-host_seconds                                   175.57                       # Real time elapsed on the host
+host_tick_rate                                  81040                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 421980                       # Number of bytes of host memory used
+host_seconds                                    75.26                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0     39765376                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/stats.txt
index 02b6c9c1b..2391b011d 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_hammer/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.004723                       # Nu
 sim_ticks                                     4722948                       # Number of ticks simulated
 final_tick                                    4722948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                  43612                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 429416                       # Number of bytes of host memory used
-host_seconds                                   108.30                       # Real time elapsed on the host
+host_tick_rate                                  53510                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 421672                       # Number of bytes of host memory used
+host_seconds                                    88.26                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0     38973248                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
index ac17b1f35..87ea51c89 100644
--- a/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
+++ b/tests/quick/se/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.007679                       # Nu
 sim_ticks                                     7678882                       # Number of ticks simulated
 final_tick                                    7678882                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 131227                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 425824                       # Number of bytes of host memory used
-host_seconds                                    58.52                       # Real time elapsed on the host
+host_tick_rate                                 120821                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 418672                       # Number of bytes of host memory used
+host_seconds                                    63.56                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0     39687936                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/null/none/memtest-filter/stats.txt b/tests/quick/se/50.memtest/ref/null/none/memtest-filter/stats.txt
index 30ddbd92e..f24c7c909 100644
--- a/tests/quick/se/50.memtest/ref/null/none/memtest-filter/stats.txt
+++ b/tests/quick/se/50.memtest/ref/null/none/memtest-filter/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000502                       # Nu
 sim_ticks                                   501584000                       # Number of ticks simulated
 final_tick                                  501584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_tick_rate                              112049096                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 235328                       # Number of bytes of host memory used
-host_seconds                                     4.48                       # Real time elapsed on the host
+host_tick_rate                               82658959                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 231728                       # Number of bytes of host memory used
+host_seconds                                     6.07                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu0                 77173                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.memtest/ref/null/none/memtest/stats.txt b/tests/quick/se/50.memtest/ref/null/none/memtest/stats.txt
index 35b91ee55..b05d177c6 100644
--- a/tests/quick/se/50.memtest/ref/null/none/memtest/stats.txt
+++ b/tests/quick/se/50.memtest/ref/null/none/memtest/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000500                       # Nu
 sim_ticks                                   500337000                       # Number of ticks simulated
 final_tick                                  500337000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_tick_rate                               94931123                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 234040                       # Number of bytes of host memory used
-host_seconds                                     5.27                       # Real time elapsed on the host
+host_tick_rate                               90464630                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 231728                       # Number of bytes of host memory used
+host_seconds                                     5.53                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu0                 75919                       # Number of bytes read from this memory
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
index 381569cba..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.044221                       # Number of seconds simulated
-sim_ticks                                 44221003000                       # Number of ticks simulated
-final_tick                                44221003000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1271644                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1271643                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              636550745                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 229384                       # Number of bytes of host memory used
-host_seconds                                    69.47                       # Real time elapsed on the host
-sim_insts                                    88340673                       # Number of instructions simulated
-sim_ops                                      88340673                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         353752292                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         126702647                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            480454939                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    353752292                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       353752292                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       91652896                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          91652896                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst           88438073                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           20276638                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             108714711                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          14613377                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             14613377                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999644241                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2865214229                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10864858470                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999644241                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999644241                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          2072610067                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             2072610067                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999644241                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          4937824296                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            12937468537                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20276638                       # DTB read hits
-system.cpu.dtb.read_misses                      90148                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20366786                       # DTB read accesses
-system.cpu.dtb.write_hits                    14613377                       # DTB write hits
-system.cpu.dtb.write_misses                      7252                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14620629                       # DTB write accesses
-system.cpu.dtb.data_hits                     34890015                       # DTB hits
-system.cpu.dtb.data_misses                      97400                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 34987415                       # DTB accesses
-system.cpu.itb.fetch_hits                    88438073                       # ITB hits
-system.cpu.itb.fetch_misses                      3934                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                88442007                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.numCycles                         88442007                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88340673                       # Number of instructions committed
-system.cpu.committedOps                      88340673                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              78039444                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 267757                       # Number of float alu accesses
-system.cpu.num_func_calls                     3321606                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8920848                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     78039444                       # number of integer instructions
-system.cpu.num_fp_insts                        267757                       # number of float instructions
-system.cpu.num_int_register_reads           105931758                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52319251                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads               229023                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes              227630                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      34987415                       # number of memory refs
-system.cpu.num_load_insts                    20366786                       # Number of load instructions
-system.cpu.num_store_insts                   14620629                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                   88442007                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          13754477                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               8748916      9.89%      9.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                  44394799     50.20%     60.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    41101      0.05%     60.14% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     60.14% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  114304      0.13%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      84      0.00%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCvt                  113640      0.13%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMult                     50      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                   37764      0.04%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::MemRead                 20366786     23.03%     83.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                14620629     16.53%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   88438073                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           108714711                       # Transaction distribution
-system.membus.trans_dist::ReadResp          108714711                       # Transaction distribution
-system.membus.trans_dist::WriteReq           14613377                       # Transaction distribution
-system.membus.trans_dist::WriteResp          14613377                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    176876146                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     69780030                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              246656176                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    353752292                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    218355543                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               572107835                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         123328088                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.717096                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.450410                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                34890015     28.29%     28.29% # Request fanout histogram
-system.membus.snoop_fanout::1                88438073     71.71%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           123328088                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
index e76d0cce6..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/quick/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,546 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.134742                       # Number of seconds simulated
-sim_ticks                                134741611500                       # Number of ticks simulated
-final_tick                               134741611500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1303886                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1303885                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1988750581                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 260188                       # Number of bytes of host memory used
-host_seconds                                    67.75                       # Real time elapsed on the host
-sim_insts                                    88340673                       # Number of instructions simulated
-sim_ops                                      88340673                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            367360                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data          10138112                       # Number of bytes read from this memory
-system.physmem.bytes_read::total             10505472                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       367360                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          367360                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      7320448                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           7320448                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               5740                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             158408                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                164148                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks          114382                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total               114382                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              2726403                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             75241137                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                77967540                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         2726403                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            2726403                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          54329527                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               54329527                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          54329527                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             2726403                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            75241137                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              132297067                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     20276638                       # DTB read hits
-system.cpu.dtb.read_misses                      90148                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 20366786                       # DTB read accesses
-system.cpu.dtb.write_hits                    14613377                       # DTB write hits
-system.cpu.dtb.write_misses                      7252                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                14620629                       # DTB write accesses
-system.cpu.dtb.data_hits                     34890015                       # DTB hits
-system.cpu.dtb.data_misses                      97400                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 34987415                       # DTB accesses
-system.cpu.itb.fetch_hits                    88438074                       # ITB hits
-system.cpu.itb.fetch_misses                      3934                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                88442008                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                 4583                       # Number of system calls
-system.cpu.numCycles                        269483223                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    88340673                       # Number of instructions committed
-system.cpu.committedOps                      88340673                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              78039444                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                 267757                       # Number of float alu accesses
-system.cpu.num_func_calls                     3321606                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8920848                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     78039444                       # number of integer instructions
-system.cpu.num_fp_insts                        267757                       # number of float instructions
-system.cpu.num_int_register_reads           105931758                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           52319251                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads               229023                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes              227630                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      34987415                       # number of memory refs
-system.cpu.num_load_insts                    20366786                       # Number of load instructions
-system.cpu.num_store_insts                   14620629                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  269483223                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          13754477                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               8748916      9.89%      9.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                  44394799     50.20%     60.09% # Class of executed instruction
-system.cpu.op_class::IntMult                    41101      0.05%     60.14% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     60.14% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  114304      0.13%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCmp                      84      0.00%     60.27% # Class of executed instruction
-system.cpu.op_class::FloatCvt                  113640      0.13%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatMult                     50      0.00%     60.40% # Class of executed instruction
-system.cpu.op_class::FloatDiv                   37764      0.04%     60.44% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.44% # Class of executed instruction
-system.cpu.op_class::MemRead                 20366786     23.03%     83.47% # Class of executed instruction
-system.cpu.op_class::MemWrite                14620629     16.53%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   88438073                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            200248                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4078.397630                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            34685671                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            204344                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            169.741568                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         983457500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4078.397630                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995703                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995703                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          454                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3595                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          69984374                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         69984374                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     20215872                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        20215872                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     14469799                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       14469799                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      34685671                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         34685671                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     34685671                       # number of overall hits
-system.cpu.dcache.overall_hits::total        34685671                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        60766                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         60766                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       143578                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       143578                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data       204344                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         204344                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       204344                       # number of overall misses
-system.cpu.dcache.overall_misses::total        204344                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   2138978000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   2138978000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   8279807000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   8279807000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data  10418785000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total  10418785000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data  10418785000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total  10418785000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     20276638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     20276638                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     14613377                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     34890015                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     34890015                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     34890015                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     34890015                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002997                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.002997                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009825                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.009825                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.005857                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.005857                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35200.243557                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 35200.243557                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 57667.657998                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 57667.657998                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 50986.498258                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 50986.498258                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 50986.498258                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 50986.498258                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       168278                       # number of writebacks
-system.cpu.dcache.writebacks::total            168278                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        60766                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        60766                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       143578                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       143578                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       204344                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       204344                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       204344                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       204344                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2078212000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   2078212000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8136229000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   8136229000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data  10214441000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total  10214441000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data  10214441000                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total  10214441000                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002997                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002997                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009825                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009825                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.005857                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.005857                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.005857                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.005857                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34200.243557                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34200.243557                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 56667.657998                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56667.657998                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49986.498258                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 49986.498258                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49986.498258                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 49986.498258                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             74391                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1870.507754                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            88361638                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             76436                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           1156.021220                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1870.507754                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.913334                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.913334                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2045                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1708                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.998535                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         176952584                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        176952584                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     88361638                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        88361638                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      88361638                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         88361638                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     88361638                       # number of overall hits
-system.cpu.icache.overall_hits::total        88361638                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        76436                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         76436                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        76436                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          76436                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        76436                       # number of overall misses
-system.cpu.icache.overall_misses::total         76436                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   1275518500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   1275518500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   1275518500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   1275518500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   1275518500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   1275518500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     88438074                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     88438074                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     88438074                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     88438074                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     88438074                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     88438074                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000864                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000864                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000864                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000864                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000864                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000864                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16687.405149                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 16687.405149                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 16687.405149                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 16687.405149                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 16687.405149                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 16687.405149                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        74391                       # number of writebacks
-system.cpu.icache.writebacks::total             74391                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        76436                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        76436                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        76436                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        76436                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        76436                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        76436                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1199082500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   1199082500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1199082500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   1199082500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1199082500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   1199082500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000864                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000864                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000864                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000864                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15687.405149                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15687.405149                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15687.405149                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 15687.405149                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15687.405149                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 15687.405149                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements           131998                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30708.485304                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             247404                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           164074                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.507881                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 27397.900187                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1667.759999                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1642.825119                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.836118                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.050896                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.050135                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.937149                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        32076                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          731                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2         9441                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        21639                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.978882                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          4751004                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         4751004                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       168278                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       168278                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        74391                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        74391                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data        12696                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total        12696                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        70696                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        70696                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        33240                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        33240                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        70696                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        45936                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          116632                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        70696                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        45936                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         116632                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       130882                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       130882                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         5740                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         5740                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        27526                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        27526                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         5740                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       158408                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        164148                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         5740                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       158408                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       164148                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   7787542500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   7787542500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    341866000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    341866000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   1637990000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   1637990000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    341866000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   9425532500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   9767398500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    341866000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   9425532500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   9767398500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       168278                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       168278                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        74391                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        74391                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       143578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       143578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        76436                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        76436                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        60766                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        60766                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        76436                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       204344                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       280780                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        76436                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       204344                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       280780                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.911574                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.911574                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.075096                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.075096                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.452984                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.452984                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.075096                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.775203                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.584614                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.075096                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.775203                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.584614                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.485170                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.485170                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59558.536585                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59558.536585                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59507.011553                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59507.011553                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59558.536585                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.619236                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59503.609547                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59558.536585                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.619236                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59503.609547                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks       114382                       # number of writebacks
-system.cpu.l2cache.writebacks::total           114382                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          105                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          105                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       130882                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       130882                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         5740                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         5740                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        27526                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        27526                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         5740                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       158408                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       164148                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         5740                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       158408                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       164148                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   6478722500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6478722500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    284466000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    284466000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1362730000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1362730000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    284466000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   7841452500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   8125918500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    284466000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   7841452500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   8125918500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.911574                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.911574                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.075096                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.075096                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.452984                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.452984                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.075096                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.775203                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.584614                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.075096                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.775203                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.584614                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.485170                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.485170                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49558.536585                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49558.536585                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49507.011553                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49507.011553                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49558.536585                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.619236                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49503.609547                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49558.536585                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.619236                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49503.609547                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       555419                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       274639                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         3875                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3875                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        137202                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       282660                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        74391                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        49586                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       143578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       143578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        76436                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        60766                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       227263                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       608936                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            836199                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      9652928                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     23847808                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           33500736                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                      131998                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       412778                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.009388                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.096434                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             408903     99.06%     99.06% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               3875      0.94%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         412778                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      520378500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     114654000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     306516000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              33266                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty       114382                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            13845                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            130882                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           130882                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         33266                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       456523                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 456523                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     17825920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                17825920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            292375                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  292375    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              292375                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           750324500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          820740000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
index bcdad61b2..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.048960                       # Number of seconds simulated
-sim_ticks                                 48960022500                       # Number of ticks simulated
-final_tick                                48960022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 991674                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1268214                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              684673258                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 242788                       # Number of bytes of host memory used
-host_seconds                                    71.51                       # Real time elapsed on the host
-sim_insts                                    70913204                       # Number of instructions simulated
-sim_ops                                      90688159                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         312580364                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         106573345                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            419153709                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    312580364                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       312580364                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       78660211                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          78660211                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst           78145091                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           22919730                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             101064821                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          19865820                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             19865820                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           6384399925                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2176742157                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              8561142083                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      6384399925                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         6384399925                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1606621218                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1606621218                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          6384399925                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3783363376                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            10167763301                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                         97920046                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    70913204                       # Number of instructions committed
-system.cpu.committedOps                      90688159                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              81528528                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     56                       # Number of float alu accesses
-system.cpu.num_func_calls                     3311620                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      9253630                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     81528528                       # number of integer instructions
-system.cpu.num_fp_insts                            56                       # number of float instructions
-system.cpu.num_int_register_reads           141479386                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           53916335                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   36                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  20                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            266608097                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            36877111                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      43422001                       # number of memory refs
-system.cpu.num_load_insts                    22866262                       # Number of load instructions
-system.cpu.num_store_insts                   20555739                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               97920045.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          13741468                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                  47187979     52.03%     52.03% # Class of executed instruction
-system.cpu.op_class::IntMult                    80119      0.09%     52.12% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  7      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::MemRead                 22866262     25.21%     77.33% # Class of executed instruction
-system.cpu.op_class::MemWrite                20555739     22.67%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   90690106                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           100925158                       # Transaction distribution
-system.membus.trans_dist::ReadResp          100941077                       # Transaction distribution
-system.membus.trans_dist::WriteReq           19849901                       # Transaction distribution
-system.membus.trans_dist::WriteResp          19849901                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq            123744                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp           123744                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq         15919                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq          15919                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp         15919                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    156290182                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     85571100                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              241861282                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    312580364                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    185233556                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               497813920                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         120930641                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.646198                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.478149                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                42785550     35.38%     35.38% # Request fanout histogram
-system.membus.snoop_fanout::1                78145091     64.62%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           120930641                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index 2518d4d22..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -1,662 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.128077                       # Number of seconds simulated
-sim_ticks                                128076834500                       # Number of ticks simulated
-final_tick                               128076834500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 775777                       # Simulator instruction rate (inst/s)
-host_op_rate                                   990450                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1411878896                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 277764                       # Number of bytes of host memory used
-host_seconds                                    90.71                       # Real time elapsed on the host
-sim_insts                                    70373651                       # Number of instructions simulated
-sim_ops                                      89847385                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            233152                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           7925248                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              8158400                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       233152                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          233152                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      5513600                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           5513600                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               3643                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             123832                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                127475                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           86150                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                86150                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1820407                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             61878856                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                63699263                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1820407                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1820407                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          43049159                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               43049159                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          43049159                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1820407                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            61878856                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total              106748422                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                        256153669                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    70373651                       # Number of instructions committed
-system.cpu.committedOps                      89847385                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              81528528                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                     56                       # Number of float alu accesses
-system.cpu.num_func_calls                     3311620                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      9253630                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     81528528                       # number of integer instructions
-system.cpu.num_fp_insts                            56                       # number of float instructions
-system.cpu.num_int_register_reads           141328550                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           53916335                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads                   36                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes                  20                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            334802072                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            36877111                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      43422001                       # number of memory refs
-system.cpu.num_load_insts                    22866262                       # Number of load instructions
-system.cpu.num_store_insts                   20555739                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               256153668.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          13741468                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                  47187979     52.03%     52.03% # Class of executed instruction
-system.cpu.op_class::IntMult                    80119      0.09%     52.12% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  7      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.12% # Class of executed instruction
-system.cpu.op_class::MemRead                 22866262     25.21%     77.33% # Class of executed instruction
-system.cpu.op_class::MemWrite                20555739     22.67%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   90690106                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            155902                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4075.927155                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            42601677                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            159998                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            266.263810                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle        1109655500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4075.927155                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.995099                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.995099                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          787                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3263                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          85731098                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         85731098                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     22743361                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        22743361                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     19742869                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       19742869                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data        83609                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total         83609                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        15919                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        15919                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        15919                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        15919                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      42486230                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         42486230                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     42569839                       # number of overall hits
-system.cpu.dcache.overall_hits::total        42569839                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        36706                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         36706                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       107032                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       107032                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data        40135                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total        40135                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data       143738                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         143738                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       183873                       # number of overall misses
-system.cpu.dcache.overall_misses::total        183873                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data    577584000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total    577584000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   6405138000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   6405138000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data   6982722000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   6982722000                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data   6982722000                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   6982722000                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     22780067                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     22780067                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     19849901                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data       123744                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total       123744                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        15919                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        15919                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        15919                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     42629968                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     42629968                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     42753712                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     42753712                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001611                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.001611                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005392                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.005392                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.324339                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.324339                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.003372                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.003372                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.004301                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.004301                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15735.411104                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 15735.411104                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59843.205770                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 59843.205770                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 48579.512725                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 48579.512725                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 37975.787636                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 37975.787636                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       128175                       # number of writebacks
-system.cpu.dcache.writebacks::total            128175                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_hits::cpu.data         7598                       # number of ReadReq MSHR hits
-system.cpu.dcache.ReadReq_mshr_hits::total         7598                       # number of ReadReq MSHR hits
-system.cpu.dcache.demand_mshr_hits::cpu.data         7598                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_hits::total         7598                       # number of demand (read+write) MSHR hits
-system.cpu.dcache.overall_mshr_hits::cpu.data         7598                       # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_hits::total         7598                       # number of overall MSHR hits
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        29108                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        29108                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       107032                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       107032                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data        23858                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total        23858                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       136140                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       136140                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       159998                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       159998                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    495022500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total    495022500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6298106000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   6298106000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data   1201109000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   1201109000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data   6793128500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   6793128500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7994237500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total   7994237500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001278                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001278                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005392                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005392                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.192801                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.192801                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003194                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.003194                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003742                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.003742                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17006.407173                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17006.407173                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58843.205770                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58843.205770                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 50344.077458                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 50344.077458                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 49898.108565                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 49898.108565                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 49964.608933                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 49964.608933                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             16890                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1732.356634                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            78126184                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             18908                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs           4131.911572                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1732.356634                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.845877                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.845877                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2018                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1645                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.985352                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         156309092                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        156309092                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     78126184                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        78126184                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      78126184                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         78126184                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     78126184                       # number of overall hits
-system.cpu.icache.overall_hits::total        78126184                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        18908                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         18908                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        18908                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          18908                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        18908                       # number of overall misses
-system.cpu.icache.overall_misses::total         18908                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    426200500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    426200500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    426200500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    426200500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    426200500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    426200500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     78145092                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     78145092                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     78145092                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     78145092                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     78145092                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     78145092                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000242                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000242                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000242                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22540.749947                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 22540.749947                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 22540.749947                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 22540.749947                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 22540.749947                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 22540.749947                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        16890                       # number of writebacks
-system.cpu.icache.writebacks::total             16890                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        18908                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        18908                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        18908                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        18908                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        18908                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        18908                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    407292500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    407292500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    407292500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    407292500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    407292500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    407292500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000242                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000242                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000242                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000242                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000242                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000242                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21540.749947                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21540.749947                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21540.749947                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 21540.749947                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21540.749947                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 21540.749947                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements            95333                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30336.891531                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             114380                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           126455                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             0.904511                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 27758.605525                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1088.258663                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1490.027343                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.847125                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.033211                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.045472                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.925808                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        31122                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          156                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1225                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        13921                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        15196                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.949768                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          3017503                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         3017503                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       128175                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       128175                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        15790                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        15790                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         4751                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         4751                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst        15265                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total        15265                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        31415                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        31415                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst        15265                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        36166                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total           51431                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst        15265                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        36166                       # number of overall hits
-system.cpu.l2cache.overall_hits::total          51431                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       102281                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       102281                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3643                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3643                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        21551                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        21551                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3643                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       123832                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        127475                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3643                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       123832                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       127475                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   6087670500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   6087670500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    217265500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    217265500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   1284434000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   1284434000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    217265500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   7372104500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   7589370000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    217265500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   7372104500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   7589370000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       128175                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       128175                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        15790                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        15790                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       107032                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       107032                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        18908                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        18908                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        52966                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        52966                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        18908                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       159998                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       178906                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        18908                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       159998                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       178906                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.955611                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.955611                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.192670                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.192670                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.406884                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.406884                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.192670                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.773960                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.712525                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.192670                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.773960                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.712525                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59519.074901                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59519.074901                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59639.171013                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59639.171013                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59599.740151                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59599.740151                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59639.171013                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59533.113412                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59536.144342                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59639.171013                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59533.113412                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59536.144342                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        86150                       # number of writebacks
-system.cpu.l2cache.writebacks::total            86150                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks          104                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total          104                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       102281                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       102281                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3643                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3643                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        21551                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        21551                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3643                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       123832                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       127475                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3643                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       123832                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       127475                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5064860500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5064860500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    180835500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    180835500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1068924000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1068924000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    180835500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   6133784500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   6314620000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    180835500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   6133784500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   6314620000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.955611                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.955611                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.192670                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.192670                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.406884                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.406884                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.192670                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.773960                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.712525                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.192670                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.773960                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.712525                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49519.074901                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49519.074901                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49639.171013                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49639.171013                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49599.740151                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49599.740151                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49639.171013                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49533.113412                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49536.144342                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49639.171013                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49533.113412                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49536.144342                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       351698                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       172817                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests         3696                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         3119                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3089                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops           30                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         71874                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       214325                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        16890                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        36910                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       107032                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       107032                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        18908                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        52966                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        54706                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       475898                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total            530604                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      2291072                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     18443072                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           20734144                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                       95333                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       274239                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.025051                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.156979                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             267399     97.51%     97.51% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               6810      2.48%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                 30      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         274239                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      320914000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      28362000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     239997000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.2                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              25194                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        86150                       # Transaction distribution
-system.membus.trans_dist::CleanEvict             6168                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            102281                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           102281                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         25194                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       347268                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 347268                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     13672000                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                13672000                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            219817                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  219817    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              219817                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           568080092                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          637375000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
index 3ed030f96..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
@@ -1,124 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.068149                       # Number of seconds simulated
-sim_ticks                                 68148677000                       # Number of ticks simulated
-final_tick                                68148677000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1843276                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1867142                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              934655607                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 225200                       # Number of bytes of host memory used
-host_seconds                                    72.91                       # Real time elapsed on the host
-sim_insts                                   134398959                       # Number of instructions simulated
-sim_ops                                     136139187                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         538214320                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         147559360                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            685773680                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    538214320                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       538214320                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       89882950                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          89882950                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          134553580                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           37231300                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             171784880                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          20864304                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             20864304                       # Number of write requests responded to by this memory
-system.physmem.num_other::cpu.data              15916                       # Number of other requests responded to by this memory
-system.physmem.num_other::total                 15916                       # Number of other requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7897648842                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2165256414                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10062905256                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7897648842                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7897648842                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data          1318924357                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total             1318924357                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7897648842                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3484180771                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11381829614                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                        136297355                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   134398959                       # Number of instructions committed
-system.cpu.committedOps                     136139187                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             115187757                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                2326976                       # Number of float alu accesses
-system.cpu.num_func_calls                     1709332                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8898968                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    115187757                       # number of integer instructions
-system.cpu.num_fp_insts                       2326976                       # number of float instructions
-system.cpu.num_int_register_reads           263032419                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          113147731                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              4725606                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             1150968                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      58160261                       # number of memory refs
-system.cpu.num_load_insts                    37275864                       # Number of load instructions
-system.cpu.num_store_insts                   20884397                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               136297354.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          12719094                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              11445042      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  66342067     48.68%     57.07% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     57.07% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     57.07% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  325584      0.24%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::MemRead                 37296718     27.36%     84.68% # Class of executed instruction
-system.cpu.op_class::MemWrite                20884397     15.32%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  136293808                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           171784880                       # Transaction distribution
-system.membus.trans_dist::ReadResp          171784880                       # Transaction distribution
-system.membus.trans_dist::WriteReq           20864304                       # Transaction distribution
-system.membus.trans_dist::WriteResp          20864304                       # Transaction distribution
-system.membus.trans_dist::SwapReq               15916                       # Transaction distribution
-system.membus.trans_dist::SwapResp              15916                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    269107160                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    116223040                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              385330200                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    538214320                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    237569638                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               775783958                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         192665100                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.698381                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.458961                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                58111520     30.16%     30.16% # Request fanout histogram
-system.membus.snoop_fanout::1               134553580     69.84%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           192665100                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
index 97bc2f274..e69de29bb 100644
--- a/tests/quick/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/quick/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
@@ -1,535 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.203116                       # Number of seconds simulated
-sim_ticks                                203115946500                       # Number of ticks simulated
-final_tick                               203115946500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1277402                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1293942                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1930526358                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 259920                       # Number of bytes of host memory used
-host_seconds                                   105.21                       # Real time elapsed on the host
-sim_insts                                   134398959                       # Number of instructions simulated
-sim_ops                                     136139187                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            525056                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data           7828352                       # Number of bytes read from this memory
-system.physmem.bytes_read::total              8353408                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       525056                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          525056                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::writebacks      5457280                       # Number of bytes written to this memory
-system.physmem.bytes_written::total           5457280                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst               8204                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data             122318                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                130522                       # Number of read requests responded to by this memory
-system.physmem.num_writes::writebacks           85270                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total                85270                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst              2585006                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data             38541297                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                41126303                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         2585006                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            2585006                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::writebacks          26867807                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total               26867807                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::writebacks          26867807                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             2585006                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data            38541297                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total               67994110                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                 1946                       # Number of system calls
-system.cpu.numCycles                        406231893                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   134398959                       # Number of instructions committed
-system.cpu.committedOps                     136139187                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             115187757                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                2326976                       # Number of float alu accesses
-system.cpu.num_func_calls                     1709332                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8898968                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    115187757                       # number of integer instructions
-system.cpu.num_fp_insts                       2326976                       # number of float instructions
-system.cpu.num_int_register_reads           263032419                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          113147730                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              4725606                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             1150968                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      58160261                       # number of memory refs
-system.cpu.num_load_insts                    37275864                       # Number of load instructions
-system.cpu.num_store_insts                   20884397                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               406231892.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          12719094                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              11445042      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  66342067     48.68%     57.07% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     57.07% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     57.07% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  325584      0.24%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     57.31% # Class of executed instruction
-system.cpu.op_class::MemRead                 37296718     27.36%     84.68% # Class of executed instruction
-system.cpu.op_class::MemWrite                20884397     15.32%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  136293808                       # Class of executed instruction
-system.cpu.dcache.tags.replacements            146583                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          4087.268923                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            57960841                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs            150679                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs            384.664359                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle         822359500                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  4087.268923                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.997868                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.997868                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1          474                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2         3586                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         116373719                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        116373719                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     37185800                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        37185800                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     20759140                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       20759140                       # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data        15901                       # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total           15901                       # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data      57944940                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         57944940                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     57944940                       # number of overall hits
-system.cpu.dcache.overall_hits::total        57944940                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data        45500                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total         45500                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data       105164                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total       105164                       # number of WriteReq misses
-system.cpu.dcache.SwapReq_misses::cpu.data           15                       # number of SwapReq misses
-system.cpu.dcache.SwapReq_misses::total            15                       # number of SwapReq misses
-system.cpu.dcache.demand_misses::cpu.data       150664                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total         150664                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data       150664                       # number of overall misses
-system.cpu.dcache.overall_misses::total        150664                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data   1623315500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total   1623315500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data   6329554000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total   6329554000                       # number of WriteReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::cpu.data       441000                       # number of SwapReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::total       441000                       # number of SwapReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data   7952869500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total   7952869500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data   7952869500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total   7952869500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     37231300                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     37231300                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     20864304                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     20864304                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data        15916                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total        15916                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     58095604                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     58095604                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     58095604                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     58095604                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001222                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.001222                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.005040                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.005040                       # miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_miss_rate::cpu.data     0.000942                       # miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_miss_rate::total     0.000942                       # miss rate for SwapReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.002593                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.002593                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.002593                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.002593                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35677.263736                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 35677.263736                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 60187.459587                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 60187.459587                       # average WriteReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data        29400                       # average SwapReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::total        29400                       # average SwapReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 52785.466336                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 52785.466336                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 52785.466336                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 52785.466336                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks       123865                       # number of writebacks
-system.cpu.dcache.writebacks::total            123865                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data        45500                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total        45500                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data       105164                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total       105164                       # number of WriteReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::cpu.data           15                       # number of SwapReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::total           15                       # number of SwapReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data       150664                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total       150664                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data       150664                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total       150664                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1577815500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total   1577815500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   6224390000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total   6224390000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data       426000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::total       426000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data   7802205500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total   7802205500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data   7802205500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total   7802205500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001222                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001222                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.005040                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005040                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data     0.000942                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.000942                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002593                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.002593                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002593                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.002593                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34677.263736                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34677.263736                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59187.459587                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59187.459587                       # average WriteReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data        28400                       # average SwapReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        28400                       # average SwapReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51785.466336                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 51785.466336                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51785.466336                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 51785.466336                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements            184976                       # number of replacements
-system.cpu.icache.tags.tagsinuse          2004.181265                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           134366557                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs            187024                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs            718.445531                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle      144582800500                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  2004.181265                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.978604                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.978604                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          456                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4         1427                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         269294186                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        269294186                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    134366557                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       134366557                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     134366557                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        134366557                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    134366557                       # number of overall hits
-system.cpu.icache.overall_hits::total       134366557                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst       187024                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total        187024                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst       187024                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total         187024                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst       187024                       # number of overall misses
-system.cpu.icache.overall_misses::total        187024                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst   2835239000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total   2835239000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst   2835239000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total   2835239000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst   2835239000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total   2835239000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    134553581                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    134553581                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    134553581                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    134553581                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    134553581                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    134553581                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.001390                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.001390                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.001390                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.001390                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.001390                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.001390                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15159.760245                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 15159.760245                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 15159.760245                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 15159.760245                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 15159.760245                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 15159.760245                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks       184976                       # number of writebacks
-system.cpu.icache.writebacks::total            184976                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst       187024                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total       187024                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst       187024                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total       187024                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst       187024                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total       187024                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   2648215000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total   2648215000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst   2648215000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total   2648215000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst   2648215000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total   2648215000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001390                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001390                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001390                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.001390                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001390                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.001390                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14159.760245                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14159.760245                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14159.760245                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 14159.760245                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14159.760245                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 14159.760245                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements            99022                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse        30843.699683                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs             433832                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs           130065                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             3.335501                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks 26289.169168                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  3249.863620                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data  1304.666895                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.802282                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.099178                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.039815                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.941275                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024        31043                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1          566                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2        11257                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3        18470                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4          557                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.947357                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses          5588812                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses         5588812                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks       123865                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total       123865                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks       184923                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total       184923                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data         3915                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total         3915                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst       178820                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total       178820                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data        24446                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total        24446                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst       178820                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data        28361                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total          207181                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst       178820                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data        28361                       # number of overall hits
-system.cpu.l2cache.overall_hits::total         207181                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data       101264                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total       101264                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         8204                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         8204                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data        21054                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total        21054                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         8204                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data       122318                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total        130522                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         8204                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data       122318                       # number of overall misses
-system.cpu.l2cache.overall_misses::total       130522                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data   6025890000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total   6025890000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    488461500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    488461500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data   1252834000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total   1252834000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    488461500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data   7278724000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total   7767185500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    488461500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data   7278724000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total   7767185500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks       123865                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total       123865                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks       184923                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total       184923                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data       105179                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total       105179                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst       187024                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total       187024                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data        45500                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total        45500                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst       187024                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data       150679                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total       337703                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst       187024                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data       150679                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total       337703                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.962778                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.962778                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.043866                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.043866                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.462725                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.462725                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.043866                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.811779                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.386499                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.043866                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.811779                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.386499                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59506.734871                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59506.734871                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59539.431984                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59539.431984                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59505.747126                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59505.747126                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59539.431984                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59506.564856                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59508.630729                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59539.431984                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59506.564856                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59508.630729                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.writebacks::writebacks        85270                       # number of writebacks
-system.cpu.l2cache.writebacks::total            85270                       # number of writebacks
-system.cpu.l2cache.CleanEvict_mshr_misses::writebacks           96                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.CleanEvict_mshr_misses::total           96                       # number of CleanEvict MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       101264                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total       101264                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         8204                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         8204                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data        21054                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total        21054                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         8204                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data       122318                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total       130522                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         8204                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data       122318                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total       130522                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data   5013250000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   5013250000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    406421500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    406421500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1042294000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   1042294000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    406421500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data   6055544000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total   6461965500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    406421500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data   6055544000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total   6461965500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.962778                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.962778                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.043866                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.043866                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.462725                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.462725                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.043866                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.811779                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.386499                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.043866                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.811779                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.386499                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49506.734871                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49506.734871                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49539.431984                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49539.431984                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49505.747126                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49505.747126                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49539.431984                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49506.564856                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49508.630729                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49539.431984                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49506.564856                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49508.630729                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests       669262                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests       331559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests           66                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops         3547                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops         3547                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp        232524                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty       209135                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean       184976                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict        36470                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq       105179                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp       105179                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq       187024                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq        45500                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       559024                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       447941                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total           1006965                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side     23808000                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     17570816                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total           41378816                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                       99022                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples       436725                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.008273                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.090579                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0             433112     99.17%     99.17% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1               3613      0.83%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total         436725                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy      643472000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy     280536000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy     226018500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.1                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp              29258                       # Transaction distribution
-system.membus.trans_dist::WritebackDirty        85270                       # Transaction distribution
-system.membus.trans_dist::CleanEvict            10301                       # Transaction distribution
-system.membus.trans_dist::ReadExReq            101264                       # Transaction distribution
-system.membus.trans_dist::ReadExResp           101264                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq         29258                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port       356615                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                 356615                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     13810688                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                13810688                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples            226093                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                  226093    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total              226093                       # Request fanout histogram
-system.membus.reqLayer0.occupancy           568574500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
-system.membus.respLayer1.occupancy          652610000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt b/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt
index 18987ac29..6e51bc804 100644
--- a/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt
+++ b/tests/quick/se/51.memcheck/ref/null/none/memcheck/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.010000                       # Nu
 sim_ticks                                 10000000000                       # Number of ticks simulated
 final_tick                                10000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_tick_rate                              995173175                       # Simulator tick rate (ticks/s)
-host_mem_usage                                1449604                       # Number of bytes of host memory used
-host_seconds                                    10.05                       # Real time elapsed on the host
+host_tick_rate                              621801419                       # Simulator tick rate (ticks/s)
+host_mem_usage                                1442452                       # Number of bytes of host memory used
+host_seconds                                    16.08                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::l0subsys0.tester0      2151552                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.gpu-randomtest/ref/x86/linux/gpu-randomtest-ruby-GPU_RfO/stats.txt b/tests/quick/se/60.gpu-randomtest/ref/x86/linux/gpu-randomtest-ruby-GPU_RfO/stats.txt
index 2da8cfc3e..bdf77ebe4 100644
--- a/tests/quick/se/60.gpu-randomtest/ref/x86/linux/gpu-randomtest-ruby-GPU_RfO/stats.txt
+++ b/tests/quick/se/60.gpu-randomtest/ref/x86/linux/gpu-randomtest-ruby-GPU_RfO/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000014                       # Nu
 sim_ticks                                       14181                       # Number of ticks simulated
 final_tick                                      14181                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 116506                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 464616                       # Number of bytes of host memory used
-host_seconds                                     0.12                       # Real time elapsed on the host
+host_tick_rate                                 154609                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 480252                       # Number of bytes of host memory used
+host_seconds                                     0.09                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::dir_cntrl0         16576                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_Two_Level/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_Two_Level/stats.txt
index 5cadbdde3..16afa43a3 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_Two_Level/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MESI_Two_Level/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000043                       # Nu
 sim_ticks                                       43191                       # Number of ticks simulated
 final_tick                                      43191                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 428274                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 410016                       # Number of bytes of host memory used
-host_seconds                                     0.10                       # Real time elapsed on the host
+host_tick_rate                                 667875                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 406088                       # Number of bytes of host memory used
+host_seconds                                     0.06                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0        57728                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt
index 1db6620aa..75f44776f 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_directory/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000054                       # Nu
 sim_ticks                                       54211                       # Number of ticks simulated
 final_tick                                      54211                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 316777                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 410608                       # Number of bytes of host memory used
-host_seconds                                     0.17                       # Real time elapsed on the host
+host_tick_rate                                 538772                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 406688                       # Number of bytes of host memory used
+host_seconds                                     0.10                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0        54016                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/stats.txt
index 851456fb6..f8400a6e4 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_CMP_token/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000050                       # Nu
 sim_ticks                                       50141                       # Number of ticks simulated
 final_tick                                      50141                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 395128                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 389312                       # Number of bytes of host memory used
-host_seconds                                     0.13                       # Real time elapsed on the host
+host_tick_rate                                 969830                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 406616                       # Number of bytes of host memory used
+host_seconds                                     0.05                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0        50624                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
index 5a3d40466..c2eacbfda 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby-MOESI_hammer/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000030                       # Nu
 sim_ticks                                       29561                       # Number of ticks simulated
 final_tick                                      29561                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 334780                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 410240                       # Number of bytes of host memory used
-host_seconds                                     0.09                       # Real time elapsed on the host
+host_tick_rate                                 593739                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 406316                       # Number of bytes of host memory used
+host_seconds                                     0.05                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0        56000                       # Number of bytes read from this memory
diff --git a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
index d1da3d54a..3208bfd4e 100644
--- a/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
+++ b/tests/quick/se/60.rubytest/ref/alpha/linux/rubytest-ruby/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.000038                       # Nu
 sim_ticks                                       37741                       # Number of ticks simulated
 final_tick                                      37741                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                   1000000000                       # Frequency of simulated ticks
-host_tick_rate                                 544029                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 408776                       # Number of bytes of host memory used
-host_seconds                                     0.07                       # Real time elapsed on the host
+host_tick_rate                                 877206                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 404076                       # Number of bytes of host memory used
+host_seconds                                     0.04                       # Real time elapsed on the host
 system.voltage_domain.voltage                       1                       # Voltage in Volts
 system.clk_domain.clock                             1                       # Clock period in ticks
 system.mem_ctrls.bytes_read::ruby.dir_cntrl0        60992                       # Number of bytes read from this memory
diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/stats.txt b/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/stats.txt
index 14d004205..238ebf7d9 100644
--- a/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/stats.txt
+++ b/tests/quick/se/70.tgen/ref/null/none/tgen-dram-ctrl/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.100000                       # Nu
 sim_ticks                                100000000000                       # Number of ticks simulated
 final_tick                               100000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_tick_rate                             4618007467                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 202228                       # Number of bytes of host memory used
-host_seconds                                    21.65                       # Real time elapsed on the host
+host_tick_rate                             9064709748                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 219696                       # Number of bytes of host memory used
+host_seconds                                    11.03                       # Real time elapsed on the host
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu              106649408                       # Number of bytes read from this memory
diff --git a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
index 710d324a6..cbbc1075a 100644
--- a/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
+++ b/tests/quick/se/70.tgen/ref/null/none/tgen-simple-mem/stats.txt
@@ -4,9 +4,9 @@ sim_seconds                                  0.100000                       # Nu
 sim_ticks                                100000000000                       # Number of ticks simulated
 final_tick                               100000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
 sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_tick_rate                            15880275218                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 204660                       # Number of bytes of host memory used
-host_seconds                                     6.30                       # Real time elapsed on the host
+host_tick_rate                            16220790107                       # Simulator tick rate (ticks/s)
+host_mem_usage                                 221740                       # Number of bytes of host memory used
+host_seconds                                     6.17                       # Real time elapsed on the host
 system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
 system.clk_domain.clock                          1000                       # Clock period in ticks
 system.physmem.bytes_read::cpu                     64                       # Number of bytes read from this memory
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
index 46baca50d..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
@@ -1,152 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.045952                       # Number of seconds simulated
-sim_ticks                                 45951567500                       # Number of ticks simulated
-final_tick                                45951567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1065115                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1065115                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              532557762                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 224960                       # Number of bytes of host memory used
-host_seconds                                    86.28                       # Real time elapsed on the host
-sim_insts                                    91903056                       # Number of instructions simulated
-sim_ops                                      91903056                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         367612356                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         108337521                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            475949877                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    367612356                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       367612356                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       30920974                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          30920974                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst           91903089                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           19996198                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             111899287                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data           6501103                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total              6501103                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999995996                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2357645819                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10357641815                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999995996                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999995996                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           672903574                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              672903574                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999995996                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3030549393                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11030545389                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     19996198                       # DTB read hits
-system.cpu.dtb.read_misses                         10                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 19996208                       # DTB read accesses
-system.cpu.dtb.write_hits                     6501103                       # DTB write hits
-system.cpu.dtb.write_misses                        23                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6501126                       # DTB write accesses
-system.cpu.dtb.data_hits                     26497301                       # DTB hits
-system.cpu.dtb.data_misses                         33                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 26497334                       # DTB accesses
-system.cpu.itb.fetch_hits                    91903089                       # ITB hits
-system.cpu.itb.fetch_misses                        47                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                91903136                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.numCycles                         91903136                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903056                       # Number of instructions committed
-system.cpu.committedOps                      91903056                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              79581109                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                6862064                       # Number of float alu accesses
-system.cpu.num_func_calls                     2059216                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      7465012                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     79581109                       # number of integer instructions
-system.cpu.num_fp_insts                       6862064                       # number of float instructions
-system.cpu.num_int_register_reads           115028592                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           62575473                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              6071661                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             5851888                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      26497334                       # number of memory refs
-system.cpu.num_load_insts                    19996208                       # Number of load instructions
-system.cpu.num_store_insts                    6501126                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                   91903136                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          10240685                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               7723353      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  51001454     55.49%     63.90% # Class of executed instruction
-system.cpu.op_class::IntMult                   458252      0.50%     64.40% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     64.40% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 2732553      2.97%     67.37% # Class of executed instruction
-system.cpu.op_class::FloatCmp                  104605      0.11%     67.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2333953      2.54%     70.02% # Class of executed instruction
-system.cpu.op_class::FloatMult                 296445      0.32%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatDiv                  754822      0.82%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                    318      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::MemRead                 19996208     21.76%     92.93% # Class of executed instruction
-system.cpu.op_class::MemWrite                 6501126      7.07%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91903089                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           111899287                       # Transaction distribution
-system.membus.trans_dist::ReadResp          111899287                       # Transaction distribution
-system.membus.trans_dist::WriteReq            6501103                       # Transaction distribution
-system.membus.trans_dist::WriteResp           6501103                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    183806178                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     52994602                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              236800780                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    367612356                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    139258495                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               506870851                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         118400390                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.776206                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.416786                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                26497301     22.38%     22.38% # Request fanout histogram
-system.membus.snoop_fanout::1                91903089     77.62%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           118400390                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
index c2aa1fab9..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/quick/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
@@ -1,534 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.118763                       # Number of seconds simulated
-sim_ticks                                118762761500                       # Number of ticks simulated
-final_tick                               118762761500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1409040                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1409039                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1820846467                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 255756                       # Number of bytes of host memory used
-host_seconds                                    65.22                       # Real time elapsed on the host
-sim_insts                                    91903056                       # Number of instructions simulated
-sim_ops                                      91903056                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            167744                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            137216                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               304960                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       167744                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          167744                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               2621                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               2144                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  4765                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst              1412429                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data              1155379                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 2567808                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst         1412429                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total            1412429                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst             1412429                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data             1155379                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                2567808                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dtb.fetch_hits                           0                       # ITB hits
-system.cpu.dtb.fetch_misses                         0                       # ITB misses
-system.cpu.dtb.fetch_acv                            0                       # ITB acv
-system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
-system.cpu.dtb.read_hits                     19996198                       # DTB read hits
-system.cpu.dtb.read_misses                         10                       # DTB read misses
-system.cpu.dtb.read_acv                             0                       # DTB read access violations
-system.cpu.dtb.read_accesses                 19996208                       # DTB read accesses
-system.cpu.dtb.write_hits                     6501103                       # DTB write hits
-system.cpu.dtb.write_misses                        23                       # DTB write misses
-system.cpu.dtb.write_acv                            0                       # DTB write access violations
-system.cpu.dtb.write_accesses                 6501126                       # DTB write accesses
-system.cpu.dtb.data_hits                     26497301                       # DTB hits
-system.cpu.dtb.data_misses                         33                       # DTB misses
-system.cpu.dtb.data_acv                             0                       # DTB access violations
-system.cpu.dtb.data_accesses                 26497334                       # DTB accesses
-system.cpu.itb.fetch_hits                    91903090                       # ITB hits
-system.cpu.itb.fetch_misses                        47                       # ITB misses
-system.cpu.itb.fetch_acv                            0                       # ITB acv
-system.cpu.itb.fetch_accesses                91903137                       # ITB accesses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.read_acv                             0                       # DTB read access violations
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.write_acv                            0                       # DTB write access violations
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.data_hits                            0                       # DTB hits
-system.cpu.itb.data_misses                          0                       # DTB misses
-system.cpu.itb.data_acv                             0                       # DTB access violations
-system.cpu.itb.data_accesses                        0                       # DTB accesses
-system.cpu.workload.num_syscalls                  389                       # Number of system calls
-system.cpu.numCycles                        237525523                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                    91903056                       # Number of instructions committed
-system.cpu.committedOps                      91903056                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses              79581109                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                6862064                       # Number of float alu accesses
-system.cpu.num_func_calls                     2059216                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      7465012                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                     79581109                       # number of integer instructions
-system.cpu.num_fp_insts                       6862064                       # number of float instructions
-system.cpu.num_int_register_reads           115028592                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           62575473                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              6071661                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             5851888                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      26497334                       # number of memory refs
-system.cpu.num_load_insts                    19996208                       # Number of load instructions
-system.cpu.num_store_insts                    6501126                       # Number of store instructions
-system.cpu.num_idle_cycles                          0                       # Number of idle cycles
-system.cpu.num_busy_cycles                  237525523                       # Number of busy cycles
-system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                            0                       # Percentage of idle cycles
-system.cpu.Branches                          10240685                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               7723353      8.40%      8.40% # Class of executed instruction
-system.cpu.op_class::IntAlu                  51001454     55.49%     63.90% # Class of executed instruction
-system.cpu.op_class::IntMult                   458252      0.50%     64.40% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     64.40% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 2732553      2.97%     67.37% # Class of executed instruction
-system.cpu.op_class::FloatCmp                  104605      0.11%     67.48% # Class of executed instruction
-system.cpu.op_class::FloatCvt                 2333953      2.54%     70.02% # Class of executed instruction
-system.cpu.op_class::FloatMult                 296445      0.32%     70.35% # Class of executed instruction
-system.cpu.op_class::FloatDiv                  754822      0.82%     71.17% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                    318      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.17% # Class of executed instruction
-system.cpu.op_class::MemRead                 19996208     21.76%     92.93% # Class of executed instruction
-system.cpu.op_class::MemWrite                 6501126      7.07%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                   91903089                       # Class of executed instruction
-system.cpu.dcache.tags.replacements               157                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1441.946319                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            26495078                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              2223                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          11918.613585                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1441.946319                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.352038                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.352038                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         2066                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          491                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1372                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.504395                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          52996825                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         52996825                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     19995723                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        19995723                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data      6499355                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total        6499355                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      26495078                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         26495078                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     26495078                       # number of overall hits
-system.cpu.dcache.overall_hits::total        26495078                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          475                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           475                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1748                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1748                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         2223                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           2223                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         2223                       # number of overall misses
-system.cpu.dcache.overall_misses::total          2223                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     26856500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     26856500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data    107103000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total    107103000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    133959500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    133959500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    133959500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    133959500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     19996198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     19996198                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total      6501103                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     26497301                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     26497301                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     26497301                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     26497301                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000024                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000269                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000269                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000084                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000084                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        56540                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total        56540                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61271.739130                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61271.739130                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 60260.683761                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 60260.683761                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 60260.683761                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 60260.683761                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks          107                       # number of writebacks
-system.cpu.dcache.writebacks::total               107                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          475                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          475                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1748                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1748                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         2223                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         2223                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         2223                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         2223                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     26381500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     26381500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    105355000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total    105355000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    131736500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    131736500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    131736500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    131736500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000269                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000269                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        55540                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        55540                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60271.739130                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60271.739130                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59260.683761                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 59260.683761                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59260.683761                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 59260.683761                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              6681                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1417.953327                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs            91894580                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              8510                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          10798.423032                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1417.953327                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.692360                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.692360                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1829                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          585                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          953                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.893066                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         183814690                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        183814690                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst     91894580                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total        91894580                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst      91894580                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total         91894580                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst     91894580                       # number of overall hits
-system.cpu.icache.overall_hits::total        91894580                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         8510                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          8510                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         8510                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           8510                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         8510                       # number of overall misses
-system.cpu.icache.overall_misses::total          8510                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    239145000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    239145000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    239145000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    239145000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    239145000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    239145000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst     91903090                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total     91903090                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst     91903090                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total     91903090                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst     91903090                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total     91903090                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000093                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000093                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000093                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000093                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000093                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000093                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 28101.645123                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 28101.645123                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 28101.645123                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 28101.645123                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 28101.645123                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 28101.645123                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         6681                       # number of writebacks
-system.cpu.icache.writebacks::total              6681                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8510                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         8510                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         8510                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         8510                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         8510                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         8510                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    230635000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    230635000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    230635000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    230635000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    230635000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    230635000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000093                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000093                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000093                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000093                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 27101.645123                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27101.645123                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 27101.645123                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 27101.645123                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27101.645123                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 27101.645123                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2073.923151                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              12687                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             3109                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.080733                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks    17.795341                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1704.894227                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   351.233582                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000543                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.052029                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.010719                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.063291                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         3109                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          221                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2096                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.094879                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           145425                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          145425                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total          107                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         6681                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         6681                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total           26                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         5889                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         5889                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           53                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         5889                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           79                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            5968                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         5889                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           79                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           5968                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1722                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1722                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2621                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2621                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          422                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          422                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2621                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         2144                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          4765                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2621                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         2144                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         4765                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data    102460000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total    102460000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    155964000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    155964000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     25110500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     25110500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    155964000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    127570500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    283534500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    155964000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    127570500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    283534500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total          107                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         6681                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         6681                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1748                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1748                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         8510                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         8510                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          475                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          475                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         8510                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         2223                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        10733                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         8510                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         2223                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        10733                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.985126                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.985126                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.307991                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.307991                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.888421                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.888421                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.307991                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.964462                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.443958                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.307991                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.964462                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.443958                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.580720                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.580720                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59505.532240                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59505.532240                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59503.554502                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59503.554502                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59505.532240                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.166045                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59503.567681                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59505.532240                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.166045                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59503.567681                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1722                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1722                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2621                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2621                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          422                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          422                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2621                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         2144                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         4765                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2621                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         2144                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         4765                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     85240000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     85240000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    129754000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    129754000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20890500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     20890500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    129754000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data    106130500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    235884500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    129754000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data    106130500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    235884500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.985126                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.985126                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.307991                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.888421                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.888421                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.964462                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.443958                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.307991                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.964462                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.443958                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.580720                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.580720                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49505.532240                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49505.532240                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49503.554502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49503.554502                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49505.532240                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.166045                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49503.567681                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49505.532240                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.166045                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49503.567681                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        17571                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         6838                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          8985                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty          107                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         6681                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           50                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1748                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1748                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         8510                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          475                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        23701                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         4603                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             28304                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       972224                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       149120                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1121344                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        10733                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean               0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev              0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              10733    100.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          10733                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       15573500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      12765000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       3334500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               3043                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1722                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1722                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3043                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         9530                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   9530                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       304960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  304960                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              4765                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    4765    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                4765                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             4782000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           23825000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
index 177b96346..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
@@ -1,243 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.099596                       # Number of seconds simulated
-sim_ticks                                 99596491500                       # Number of ticks simulated
-final_tick                                99596491500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 695621                       # Simulator instruction rate (inst/s)
-host_op_rate                                   733297                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              402056906                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 242228                       # Number of bytes of host memory used
-host_seconds                                   247.72                       # Real time elapsed on the host
-sim_insts                                   172317410                       # Number of instructions simulated
-sim_ops                                     181650342                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         759440208                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         110533661                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            869973869                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    759440208                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       759440208                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       45252940                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          45252940                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          189860052                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           27777721                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             217637773                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          12386694                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             12386694                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7625170290                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           1109814807                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total              8734985097                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7625170290                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7625170290                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           454362792                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              454362792                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7625170290                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          1564177600                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total             9189347890                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        199192984                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   172317410                       # Number of instructions committed
-system.cpu.committedOps                     181650342                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             143085668                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                1752310                       # Number of float alu accesses
-system.cpu.num_func_calls                     3545028                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     32201008                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    143085668                       # number of integer instructions
-system.cpu.num_fp_insts                       1752310                       # number of float instructions
-system.cpu.num_int_register_reads           241970171                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           98192342                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              2822225                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             2378039                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            543309970                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           190815535                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      40540779                       # number of memory refs
-system.cpu.num_load_insts                    27896144                       # Number of load instructions
-system.cpu.num_store_insts                   12644635                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               199192983.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          40300312                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 138988213     76.51%     76.51% # Class of executed instruction
-system.cpu.op_class::IntMult                   908940      0.50%     77.01% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd               32754      0.02%     77.03% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.03% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp              154829      0.09%     77.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt              238880      0.13%     77.25% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv               76016      0.04%     77.29% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc             437591      0.24%     77.53% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult             200806      0.11%     77.64% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc           71617      0.04%     77.68% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                318      0.00%     77.68% # Class of executed instruction
-system.cpu.op_class::MemRead                 27896144     15.36%     93.04% # Class of executed instruction
-system.cpu.op_class::MemWrite                12644635      6.96%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  181650743                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           217614903                       # Transaction distribution
-system.membus.trans_dist::ReadResp          217637310                       # Transaction distribution
-system.membus.trans_dist::WriteReq           12364287                       # Transaction distribution
-system.membus.trans_dist::WriteResp          12364287                       # Transaction distribution
-system.membus.trans_dist::SoftPFReq               463                       # Transaction distribution
-system.membus.trans_dist::SoftPFResp              463                       # Transaction distribution
-system.membus.trans_dist::LoadLockedReq         22407                       # Transaction distribution
-system.membus.trans_dist::StoreCondReq          22407                       # Transaction distribution
-system.membus.trans_dist::StoreCondResp         22407                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    379720104                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port     80328830                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              460048934                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    759440208                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    155786601                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total               915226809                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         230024467                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.825391                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.379633                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                40164415     17.46%     17.46% # Request fanout histogram
-system.membus.snoop_fanout::1               189860052     82.54%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           230024467                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
index d21481ee3..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
@@ -1,644 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.230198                       # Number of seconds simulated
-sim_ticks                                230197694500                       # Number of ticks simulated
-final_tick                               230197694500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 927075                       # Simulator instruction rate (inst/s)
-host_op_rate                                   977372                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1241896591                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 272260                       # Number of bytes of host memory used
-host_seconds                                   185.36                       # Real time elapsed on the host
-sim_insts                                   171842484                       # Number of instructions simulated
-sim_ops                                     181165371                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            110656                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            110336                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               220992                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       110656                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          110656                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               1729                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               1724                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  3453                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               480700                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               479310                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                  960010                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          480700                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             480700                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              480700                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              479310                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                 960010                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.dtb.inst_hits                            0                       # ITB inst hits
-system.cpu.dtb.inst_misses                          0                       # ITB inst misses
-system.cpu.dtb.read_hits                            0                       # DTB read hits
-system.cpu.dtb.read_misses                          0                       # DTB read misses
-system.cpu.dtb.write_hits                           0                       # DTB write hits
-system.cpu.dtb.write_misses                         0                       # DTB write misses
-system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.dtb.read_accesses                        0                       # DTB read accesses
-system.cpu.dtb.write_accesses                       0                       # DTB write accesses
-system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.dtb.hits                                 0                       # DTB hits
-system.cpu.dtb.misses                               0                       # DTB misses
-system.cpu.dtb.accesses                             0                       # DTB accesses
-system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
-system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
-system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
-system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
-system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
-system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
-system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
-system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
-system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
-system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
-system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
-system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
-system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
-system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
-system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
-system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
-system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
-system.cpu.itb.walker.walks                         0                       # Table walker walks requested
-system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
-system.cpu.itb.inst_hits                            0                       # ITB inst hits
-system.cpu.itb.inst_misses                          0                       # ITB inst misses
-system.cpu.itb.read_hits                            0                       # DTB read hits
-system.cpu.itb.read_misses                          0                       # DTB read misses
-system.cpu.itb.write_hits                           0                       # DTB write hits
-system.cpu.itb.write_misses                         0                       # DTB write misses
-system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
-system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
-system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
-system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
-system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
-system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
-system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
-system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
-system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
-system.cpu.itb.read_accesses                        0                       # DTB read accesses
-system.cpu.itb.write_accesses                       0                       # DTB write accesses
-system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
-system.cpu.itb.hits                                 0                       # DTB hits
-system.cpu.itb.misses                               0                       # DTB misses
-system.cpu.itb.accesses                             0                       # DTB accesses
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        460395389                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   171842484                       # Number of instructions committed
-system.cpu.committedOps                     181165371                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             143085668                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                1752310                       # Number of float alu accesses
-system.cpu.num_func_calls                     3545028                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts     32201008                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    143085668                       # number of integer instructions
-system.cpu.num_fp_insts                       1752310                       # number of float instructions
-system.cpu.num_int_register_reads           242291225                       # number of times the integer registers were read
-system.cpu.num_int_register_writes           98192342                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              2822225                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             2378039                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads            626384530                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes           190815535                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      40540779                       # number of memory refs
-system.cpu.num_load_insts                    27896144                       # Number of load instructions
-system.cpu.num_store_insts                   12644635                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               460395388.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          40300312                       # Number of branches fetched
-system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
-system.cpu.op_class::IntAlu                 138988213     76.51%     76.51% # Class of executed instruction
-system.cpu.op_class::IntMult                   908940      0.50%     77.01% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatAdd                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     77.01% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd               32754      0.02%     77.03% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     77.03% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp              154829      0.09%     77.12% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt              238880      0.13%     77.25% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv               76016      0.04%     77.29% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc             437591      0.24%     77.53% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult             200806      0.11%     77.64% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc           71617      0.04%     77.68% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                318      0.00%     77.68% # Class of executed instruction
-system.cpu.op_class::MemRead                 27896144     15.36%     93.04% # Class of executed instruction
-system.cpu.op_class::MemWrite                12644635      6.96%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  181650743                       # Class of executed instruction
-system.cpu.dcache.tags.replacements                40                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1363.571253                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            40162626                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              1789                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          22449.762996                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1363.571253                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.332903                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.332903                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         1749                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          302                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1345                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.427002                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses          80330619                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses         80330619                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     27754163                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        27754163                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     12363187                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       12363187                       # number of WriteReq hits
-system.cpu.dcache.SoftPFReq_hits::cpu.data          462                       # number of SoftPFReq hits
-system.cpu.dcache.SoftPFReq_hits::total           462                       # number of SoftPFReq hits
-system.cpu.dcache.LoadLockedReq_hits::cpu.data        22407                       # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_hits::total        22407                       # number of LoadLockedReq hits
-system.cpu.dcache.StoreCondReq_hits::cpu.data        22407                       # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_hits::total        22407                       # number of StoreCondReq hits
-system.cpu.dcache.demand_hits::cpu.data      40117350                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         40117350                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     40117812                       # number of overall hits
-system.cpu.dcache.overall_hits::total        40117812                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          688                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           688                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1100                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1100                       # number of WriteReq misses
-system.cpu.dcache.SoftPFReq_misses::cpu.data            1                       # number of SoftPFReq misses
-system.cpu.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
-system.cpu.dcache.demand_misses::cpu.data         1788                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           1788                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         1789                       # number of overall misses
-system.cpu.dcache.overall_misses::total          1789                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     39940000                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     39940000                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data     67838500                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total     67838500                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    107778500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    107778500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    107778500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    107778500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     27754851                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     27754851                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     12364287                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::cpu.data          463                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.SoftPFReq_accesses::total          463                       # number of SoftPFReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::cpu.data        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_accesses::total        22407                       # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::cpu.data        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_accesses::total        22407                       # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     40119138                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     40119138                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     40119601                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     40119601                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000025                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000089                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000089                       # miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.002160                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_miss_rate::total     0.002160                       # miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000045                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000045                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 58052.325581                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 58052.325581                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61671.363636                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61671.363636                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 60278.803132                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 60278.803132                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 60245.108999                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 60245.108999                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks           16                       # number of writebacks
-system.cpu.dcache.writebacks::total                16                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          688                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          688                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1100                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1100                       # number of WriteReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         1788                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         1788                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         1789                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         1789                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     39252000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     39252000                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     66738500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     66738500                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        61000                       # number of SoftPFReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    105990500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    105990500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    106051500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    106051500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.002160                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002160                       # mshr miss rate for SoftPFReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000045                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000045                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 57052.325581                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57052.325581                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60671.363636                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60671.363636                       # average WriteReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        61000                       # average SoftPFReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 59278.803132                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 59278.803132                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 59279.765232                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 59279.765232                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              1506                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1147.958164                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           189857002                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              3051                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          62227.794821                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1147.958164                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.560526                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.560526                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1545                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          288                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          270                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          942                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.754395                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         379723157                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        379723157                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    189857002                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       189857002                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     189857002                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        189857002                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    189857002                       # number of overall hits
-system.cpu.icache.overall_hits::total       189857002                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         3051                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          3051                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         3051                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           3051                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         3051                       # number of overall misses
-system.cpu.icache.overall_misses::total          3051                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    124592000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    124592000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    124592000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    124592000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    124592000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    124592000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    189860053                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    189860053                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    189860053                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    189860053                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    189860053                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    189860053                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40836.447067                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 40836.447067                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 40836.447067                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 40836.447067                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 40836.447067                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 40836.447067                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         1506                       # number of writebacks
-system.cpu.icache.writebacks::total              1506                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         3051                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         3051                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         3051                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         3051                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         3051                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         3051                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    121541000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    121541000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    121541000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    121541000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    121541000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    121541000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000016                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000016                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000016                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 39836.447067                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 39836.447067                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 39836.447067                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 39836.447067                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39836.447067                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 39836.447067                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         1675.610098                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               2846                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             2369                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.201351                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     3.037805                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1169.001518                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   503.570775                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000093                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.035675                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.015368                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.051136                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         2369                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         1679                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.072296                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            54045                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           54045                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks           16                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total           16                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         1448                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         1448                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data            8                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         1322                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         1322                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data           57                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total           57                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         1322                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           65                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            1387                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         1322                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           65                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           1387                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1092                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1092                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         1729                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         1729                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          632                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          632                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         1729                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         1724                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          3453                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         1729                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         1724                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         3453                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     65004500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     65004500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    102968000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    102968000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     37629500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     37629500                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    102968000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    102634000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    205602000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    102968000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    102634000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    205602000                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks           16                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total           16                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         1448                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         1448                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1100                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1100                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         3051                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         3051                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          689                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          689                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         3051                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         1789                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         4840                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         3051                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         1789                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         4840                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.992727                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.992727                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.566699                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.566699                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.917271                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.917271                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.566699                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.963667                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.713430                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.566699                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.963667                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.713430                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59527.930403                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59527.930403                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59553.499132                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59553.499132                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59540.348101                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59540.348101                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59553.499132                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59532.482599                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59543.006082                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59553.499132                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59532.482599                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59543.006082                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1092                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1092                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         1729                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         1729                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          632                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          632                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         1729                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         1724                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         3453                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         1729                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         1724                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         3453                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     54084500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     54084500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst     85678000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total     85678000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     31309500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     31309500                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst     85678000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     85394000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    171072000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst     85678000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     85394000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    171072000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.992727                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.992727                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.566699                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.566699                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.917271                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.917271                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.566699                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.963667                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.713430                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.566699                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.963667                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.713430                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49527.930403                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49527.930403                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49553.499132                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49553.499132                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49540.348101                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49540.348101                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49553.499132                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49532.482599                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49543.006082                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49553.499132                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49532.482599                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49543.006082                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests         6386                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         1644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests           64                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          3740                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty           16                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         1506                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           24                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1100                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1100                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         3051                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          689                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side         7608                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         3618                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             11226                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       291648                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       115520                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             407168                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         4840                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.033471                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.179882                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               4678     96.65%     96.65% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                162      3.35%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           4840                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        4715000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       4576500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       2683500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               2361                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1092                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1092                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          2361                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         6906                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   6906                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       220992                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  220992                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              3453                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    3453    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                3453                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             3601500                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           17265000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
index cdb442c20..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
@@ -1,124 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.096723                       # Number of seconds simulated
-sim_ticks                                 96722945000                       # Number of ticks simulated
-final_tick                                96722945000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 966666                       # Simulator instruction rate (inst/s)
-host_op_rate                                   966667                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              483336155                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 225024                       # Number of bytes of host memory used
-host_seconds                                   200.12                       # Real time elapsed on the host
-sim_insts                                   193444518                       # Number of instructions simulated
-sim_ops                                     193444756                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst         773782140                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         223463413                       # Number of bytes read from this memory
-system.physmem.bytes_read::total            997245553                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst    773782140                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total       773782140                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       72065412                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          72065412                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          193445535                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           57735068                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             251180603                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          18976439                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             18976439                       # Number of write requests responded to by this memory
-system.physmem.num_other::cpu.data              22406                       # Number of other requests responded to by this memory
-system.physmem.num_other::total                 22406                       # Number of other requests responded to by this memory
-system.physmem.bw_read::cpu.inst           7999985319                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2310345420                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             10310330739                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst      7999985319                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total         7999985319                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           745070490                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              745070490                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst          7999985319                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3055415910                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            11055401229                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  401                       # Number of system calls
-system.cpu.numCycles                        193445891                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   193444518                       # Number of instructions committed
-system.cpu.committedOps                     193444756                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             167974806                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                1970372                       # Number of float alu accesses
-system.cpu.num_func_calls                     1957920                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8665106                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    167974806                       # number of integer instructions
-system.cpu.num_fp_insts                       1970372                       # number of float instructions
-system.cpu.num_int_register_reads           352617941                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          163060124                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              3181089                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             2974850                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      76733958                       # number of memory refs
-system.cpu.num_load_insts                    57735091                       # Number of load instructions
-system.cpu.num_store_insts                   18998867                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               193445890.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          15132745                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              13329871      6.89%      6.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                 102506896     52.99%     59.88% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     59.88% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     59.88% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  875036      0.45%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::MemRead                 57735103     29.85%     90.18% # Class of executed instruction
-system.cpu.op_class::MemWrite                18998867      9.82%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  193445773                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           251180603                       # Transaction distribution
-system.membus.trans_dist::ReadResp          251180603                       # Transaction distribution
-system.membus.trans_dist::WriteReq           18976439                       # Transaction distribution
-system.membus.trans_dist::WriteResp          18976439                       # Transaction distribution
-system.membus.trans_dist::SwapReq               22406                       # Transaction distribution
-system.membus.trans_dist::SwapResp              22406                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    386891070                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    153467826                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              540358896                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port    773782140                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    295708073                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              1069490213                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         270179448                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.715989                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.450942                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                76733913     28.40%     28.40% # Request fanout histogram
-system.membus.snoop_fanout::1               193445535     71.60%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           270179448                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
index c87fb96c4..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/quick/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
@@ -1,515 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.270600                       # Number of seconds simulated
-sim_ticks                                270599529500                       # Number of ticks simulated
-final_tick                               270599529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                1248385                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1248386                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1746300725                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 255364                       # Number of bytes of host memory used
-host_seconds                                   154.96                       # Real time elapsed on the host
-sim_insts                                   193444518                       # Number of instructions simulated
-sim_ops                                     193444756                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            230208                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            100864                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               331072                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       230208                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          230208                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               3597                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               1576                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  5173                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               850733                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               372743                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1223476                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          850733                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             850733                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              850733                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              372743                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                1223476                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  401                       # Number of system calls
-system.cpu.numCycles                        541199059                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   193444518                       # Number of instructions committed
-system.cpu.committedOps                     193444756                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             167974806                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                1970372                       # Number of float alu accesses
-system.cpu.num_func_calls                     1957920                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8665106                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    167974806                       # number of integer instructions
-system.cpu.num_fp_insts                       1970372                       # number of float instructions
-system.cpu.num_int_register_reads           352617941                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          163060123                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              3181089                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             2974850                       # number of times the floating registers were written
-system.cpu.num_mem_refs                      76733958                       # number of memory refs
-system.cpu.num_load_insts                    57735091                       # Number of load instructions
-system.cpu.num_store_insts                   18998867                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               541199058.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          15132745                       # Number of branches fetched
-system.cpu.op_class::No_OpClass              13329871      6.89%      6.89% # Class of executed instruction
-system.cpu.op_class::IntAlu                 102506896     52.99%     59.88% # Class of executed instruction
-system.cpu.op_class::IntMult                        0      0.00%     59.88% # Class of executed instruction
-system.cpu.op_class::IntDiv                         0      0.00%     59.88% # Class of executed instruction
-system.cpu.op_class::FloatAdd                  875036      0.45%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.33% # Class of executed instruction
-system.cpu.op_class::MemRead                 57735103     29.85%     90.18% # Class of executed instruction
-system.cpu.op_class::MemWrite                18998867      9.82%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  193445773                       # Class of executed instruction
-system.cpu.dcache.tags.replacements                 2                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1237.159344                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            76732337                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              1576                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          48688.031091                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1237.159344                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.302041                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.302041                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         1574                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          271                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1237                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.384277                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         153469402                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        153469402                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     57734570                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        57734570                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     18975362                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       18975362                       # number of WriteReq hits
-system.cpu.dcache.SwapReq_hits::cpu.data        22405                       # number of SwapReq hits
-system.cpu.dcache.SwapReq_hits::total           22405                       # number of SwapReq hits
-system.cpu.dcache.demand_hits::cpu.data      76709932                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         76709932                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     76709932                       # number of overall hits
-system.cpu.dcache.overall_hits::total        76709932                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          498                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           498                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1077                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1077                       # number of WriteReq misses
-system.cpu.dcache.SwapReq_misses::cpu.data            1                       # number of SwapReq misses
-system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
-system.cpu.dcache.demand_misses::cpu.data         1575                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           1575                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         1575                       # number of overall misses
-system.cpu.dcache.overall_misses::total          1575                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     30877500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     30877500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data     66775000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total     66775000                       # number of WriteReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::cpu.data        62000                       # number of SwapReq miss cycles
-system.cpu.dcache.SwapReq_miss_latency::total        62000                       # number of SwapReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data     97652500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total     97652500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data     97652500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total     97652500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     57735068                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     57735068                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     18976439                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     18976439                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::cpu.data        22406                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.SwapReq_accesses::total        22406                       # number of SwapReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     76711507                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     76711507                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     76711507                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     76711507                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000009                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000057                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000057                       # miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_miss_rate::cpu.data     0.000045                       # miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_miss_rate::total     0.000045                       # miss rate for SwapReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000021                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000021                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62003.012048                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 62003.012048                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62000.928505                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 62000.928505                       # average WriteReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data        62000                       # average SwapReq miss latency
-system.cpu.dcache.SwapReq_avg_miss_latency::total        62000                       # average SwapReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 62001.587302                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 62001.587302                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 62001.587302                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 62001.587302                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
-system.cpu.dcache.writebacks::total                 2                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          498                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          498                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1077                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1077                       # number of WriteReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::cpu.data            1                       # number of SwapReq MSHR misses
-system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         1575                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         1575                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         1575                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         1575                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     30379500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     30379500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     65698000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     65698000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data        61000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.SwapReq_mshr_miss_latency::total        61000                       # number of SwapReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data     96077500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total     96077500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data     96077500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total     96077500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000057                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000057                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data     0.000045                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.000045                       # mshr miss rate for SwapReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000021                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000021                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61003.012048                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61003.012048                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 61000.928505                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61000.928505                       # average WriteReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data        61000                       # average SwapReq mshr miss latency
-system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        61000                       # average SwapReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 61001.587302                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 61001.587302                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 61001.587302                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 61001.587302                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements             10362                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1591.528232                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           193433248                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs             12288                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          15741.638021                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1591.528232                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.777113                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.777113                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1926                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           50                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          624                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          514                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          687                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.940430                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         386903360                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        386903360                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    193433248                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       193433248                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     193433248                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        193433248                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    193433248                       # number of overall hits
-system.cpu.icache.overall_hits::total       193433248                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst        12288                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total         12288                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst        12288                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total          12288                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst        12288                       # number of overall misses
-system.cpu.icache.overall_misses::total         12288                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    336231000                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    336231000                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    336231000                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    336231000                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    336231000                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    336231000                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    193445536                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    193445536                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    193445536                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    193445536                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    193445536                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    193445536                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000064                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000064                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000064                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 27362.548828                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 27362.548828                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 27362.548828                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 27362.548828                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 27362.548828                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 27362.548828                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks        10362                       # number of writebacks
-system.cpu.icache.writebacks::total             10362                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst        12288                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total        12288                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst        12288                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total        12288                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst        12288                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total        12288                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    323943000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    323943000                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    323943000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    323943000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    323943000                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    323943000                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000064                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000064                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 26362.548828                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 26362.548828                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 26362.548828                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 26362.548828                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 26362.548828                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 26362.548828                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2678.246108                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs              19053                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             4097                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             4.650476                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     0.000456                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  2275.203530                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   403.042121                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000000                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.069434                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.012300                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.081734                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         4097                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          700                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          625                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2688                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.125031                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses           198999                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses          198999                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks        10362                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total        10362                       # number of WritebackClean hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         8691                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         8691                       # number of ReadCleanReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         8691                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            8691                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         8691                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           8691                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1078                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1078                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         3597                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         3597                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          498                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          498                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         3597                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         1576                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          5173                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         3597                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         1576                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         5173                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     64142000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     64142000                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    214049500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    214049500                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     29632000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     29632000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    214049500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data     93774000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    307823500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    214049500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data     93774000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    307823500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks        10362                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total        10362                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1078                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1078                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst        12288                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total        12288                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          498                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          498                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst        12288                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         1576                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total        13864                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst        12288                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         1576                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total        13864                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.292725                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.292725                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.292725                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.373125                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.292725                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.373125                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.927644                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.927644                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59507.784265                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59507.784265                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59502.008032                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59502.008032                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59507.784265                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.269036                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59505.799343                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59507.784265                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.269036                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59505.799343                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1078                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1078                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         3597                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         3597                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          498                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          498                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         3597                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         1576                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         5173                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         3597                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         1576                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         5173                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     53362000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     53362000                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    178079500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    178079500                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     24652000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     24652000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    178079500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     78014000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    256093500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    178079500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     78014000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    256093500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.292725                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.292725                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.292725                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.373125                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.292725                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.373125                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.927644                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.927644                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49507.784265                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49507.784265                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49502.008032                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49502.008032                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49507.784265                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.269036                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49505.799343                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49507.784265                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.269036                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49505.799343                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests        24228                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests        10365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp         12786                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty            2                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean        10362                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1078                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1078                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq        12288                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          498                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        34938                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         3154                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             38092                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1449600                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       100992                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total            1550592                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples        13864                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000072                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.008493                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0              13863     99.99%     99.99% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  1      0.01%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total          13864                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy       22478000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy      18432000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       2364000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               4095                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1078                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1078                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          4095                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port        10346                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                  10346                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       331072                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  331072                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              5173                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    5173    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                5173                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             5203000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           25865000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt b/tests/quick/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
index 5a46e9bad..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
@@ -1,127 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.131393                       # Number of seconds simulated
-sim_ticks                                131393279000                       # Number of ticks simulated
-final_tick                               131393279000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 550181                       # Simulator instruction rate (inst/s)
-host_op_rate                                   922154                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                              547357033                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 269224                       # Number of bytes of host memory used
-host_seconds                                   240.05                       # Real time elapsed on the host
-sim_insts                                   132071193                       # Number of instructions simulated
-sim_ops                                     221363385                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst        1387954936                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data         310423752                       # Number of bytes read from this memory
-system.physmem.bytes_read::total           1698378688                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst   1387954936                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total      1387954936                       # Number of instructions bytes read from this memory
-system.physmem.bytes_written::cpu.data       99822191                       # Number of bytes written to this memory
-system.physmem.bytes_written::total          99822191                       # Number of bytes written to this memory
-system.physmem.num_reads::cpu.inst          173494367                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data           56682005                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total             230176372                       # Number of read requests responded to by this memory
-system.physmem.num_writes::cpu.data          20515731                       # Number of write requests responded to by this memory
-system.physmem.num_writes::total             20515731                       # Number of write requests responded to by this memory
-system.physmem.bw_read::cpu.inst          10563363260                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data           2362554267                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total             12925917527                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst     10563363260                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total        10563363260                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write::cpu.data           759720678                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_write::total              759720678                       # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst         10563363260                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data          3122274945                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total            13685638205                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        262786559                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   132071193                       # Number of instructions committed
-system.cpu.committedOps                     221363385                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             219019986                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                2162459                       # Number of float alu accesses
-system.cpu.num_func_calls                     1595632                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8268466                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    219019986                       # number of integer instructions
-system.cpu.num_fp_insts                       2162459                       # number of float instructions
-system.cpu.num_int_register_reads           519996939                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          201355989                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              3037165                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             1831403                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads             96962463                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            56242058                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      77165304                       # number of memory refs
-system.cpu.num_load_insts                    56649587                       # Number of load instructions
-system.cpu.num_store_insts                   20515717                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               262786558.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          12326938                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               1176721      0.53%      0.53% # Class of executed instruction
-system.cpu.op_class::IntAlu                 134111833     60.58%     61.12% # Class of executed instruction
-system.cpu.op_class::IntMult                   772953      0.35%     61.47% # Class of executed instruction
-system.cpu.op_class::IntDiv                   7031501      3.18%     64.64% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 1105073      0.50%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::MemRead                 56649587     25.59%     90.73% # Class of executed instruction
-system.cpu.op_class::MemWrite                20515717      9.27%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  221363385                       # Class of executed instruction
-system.membus.trans_dist::ReadReq           230176372                       # Transaction distribution
-system.membus.trans_dist::ReadResp          230176372                       # Transaction distribution
-system.membus.trans_dist::WriteReq           20515731                       # Transaction distribution
-system.membus.trans_dist::WriteResp          20515731                       # Transaction distribution
-system.membus.pkt_count_system.cpu.icache_port::system.physmem.port    346988734                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.icache_port::total    346988734                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    154395472                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.dcache_port::total    154395472                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total              501384206                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   1387954936                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.icache_port::total   1387954936                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    410245943                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.dcache_port::total    410245943                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total              1798200879                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples         250692103                       # Request fanout histogram
-system.membus.snoop_fanout::mean             0.692062                       # Request fanout histogram
-system.membus.snoop_fanout::stdev            0.461641                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                77197736     30.79%     30.79% # Request fanout histogram
-system.membus.snoop_fanout::1               173494367     69.21%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
-system.membus.snoop_fanout::total           250692103                       # Request fanout histogram
-
----------- End Simulation Statistics   ----------
diff --git a/tests/quick/se/70.twolf/ref/x86/linux/simple-timing/stats.txt b/tests/quick/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
index 25c6ff3ba..e69de29bb 100644
--- a/tests/quick/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/quick/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
@@ -1,507 +0,0 @@
-
----------- Begin Simulation Statistics ----------
-sim_seconds                                  0.250987                       # Number of seconds simulated
-sim_ticks                                250987138500                       # Number of ticks simulated
-final_tick                               250987138500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
-sim_freq                                 1000000000000                       # Frequency of simulated ticks
-host_inst_rate                                 637690                       # Simulator instruction rate (inst/s)
-host_op_rate                                  1068827                       # Simulator op (including micro ops) rate (op/s)
-host_tick_rate                             1211861746                       # Simulator tick rate (ticks/s)
-host_mem_usage                                 298388                       # Number of bytes of host memory used
-host_seconds                                   207.11                       # Real time elapsed on the host
-sim_insts                                   132071193                       # Number of instructions simulated
-sim_ops                                     221363385                       # Number of ops (including micro ops) simulated
-system.voltage_domain.voltage                       1                       # Voltage in Volts
-system.clk_domain.clock                          1000                       # Clock period in ticks
-system.physmem.bytes_read::cpu.inst            181760                       # Number of bytes read from this memory
-system.physmem.bytes_read::cpu.data            121280                       # Number of bytes read from this memory
-system.physmem.bytes_read::total               303040                       # Number of bytes read from this memory
-system.physmem.bytes_inst_read::cpu.inst       181760                       # Number of instructions bytes read from this memory
-system.physmem.bytes_inst_read::total          181760                       # Number of instructions bytes read from this memory
-system.physmem.num_reads::cpu.inst               2840                       # Number of read requests responded to by this memory
-system.physmem.num_reads::cpu.data               1895                       # Number of read requests responded to by this memory
-system.physmem.num_reads::total                  4735                       # Number of read requests responded to by this memory
-system.physmem.bw_read::cpu.inst               724181                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::cpu.data               483212                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_read::total                 1207393                       # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::cpu.inst          724181                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read::total             724181                       # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total::cpu.inst              724181                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::cpu.data              483212                       # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bw_total::total                1207393                       # Total bandwidth to/from this memory (bytes/s)
-system.cpu_clk_domain.clock                       500                       # Clock period in ticks
-system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
-system.cpu.workload.num_syscalls                  400                       # Number of system calls
-system.cpu.numCycles                        501974277                       # number of cpu cycles simulated
-system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
-system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
-system.cpu.committedInsts                   132071193                       # Number of instructions committed
-system.cpu.committedOps                     221363385                       # Number of ops (including micro ops) committed
-system.cpu.num_int_alu_accesses             219019986                       # Number of integer alu accesses
-system.cpu.num_fp_alu_accesses                2162459                       # Number of float alu accesses
-system.cpu.num_func_calls                     1595632                       # number of times a function call or return occured
-system.cpu.num_conditional_control_insts      8268466                       # number of instructions that are conditional controls
-system.cpu.num_int_insts                    219019986                       # number of integer instructions
-system.cpu.num_fp_insts                       2162459                       # number of float instructions
-system.cpu.num_int_register_reads           519996939                       # number of times the integer registers were read
-system.cpu.num_int_register_writes          201355989                       # number of times the integer registers were written
-system.cpu.num_fp_register_reads              3037165                       # number of times the floating registers were read
-system.cpu.num_fp_register_writes             1831403                       # number of times the floating registers were written
-system.cpu.num_cc_register_reads             96962463                       # number of times the CC registers were read
-system.cpu.num_cc_register_writes            56242058                       # number of times the CC registers were written
-system.cpu.num_mem_refs                      77165304                       # number of memory refs
-system.cpu.num_load_insts                    56649587                       # Number of load instructions
-system.cpu.num_store_insts                   20515717                       # Number of store instructions
-system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
-system.cpu.num_busy_cycles               501974276.998000                       # Number of busy cycles
-system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
-system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
-system.cpu.Branches                          12326938                       # Number of branches fetched
-system.cpu.op_class::No_OpClass               1176721      0.53%      0.53% # Class of executed instruction
-system.cpu.op_class::IntAlu                 134111833     60.58%     61.12% # Class of executed instruction
-system.cpu.op_class::IntMult                   772953      0.35%     61.47% # Class of executed instruction
-system.cpu.op_class::IntDiv                   7031501      3.18%     64.64% # Class of executed instruction
-system.cpu.op_class::FloatAdd                 1105073      0.50%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatCmp                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatCvt                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatMult                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatDiv                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::FloatSqrt                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAdd                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAddAcc                     0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdAlu                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdCmp                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdCvt                        0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMisc                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMult                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdMultAcc                    0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdShift                      0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdShiftAcc                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdSqrt                       0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatAdd                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatAlu                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatCmp                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatCvt                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatDiv                   0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMisc                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMult                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatMultAcc               0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::SimdFloatSqrt                  0      0.00%     65.14% # Class of executed instruction
-system.cpu.op_class::MemRead                 56649587     25.59%     90.73% # Class of executed instruction
-system.cpu.op_class::MemWrite                20515717      9.27%    100.00% # Class of executed instruction
-system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
-system.cpu.op_class::total                  221363385                       # Class of executed instruction
-system.cpu.dcache.tags.replacements                41                       # number of replacements
-system.cpu.dcache.tags.tagsinuse          1363.414730                       # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs            77195831                       # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs              1905                       # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs          40522.745932                       # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data  1363.414730                       # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data     0.332865                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total     0.332865                       # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_task_id_blocks::1024         1864                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::3          472                       # Occupied blocks per task id
-system.cpu.dcache.tags.age_task_id_blocks_1024::4         1328                       # Occupied blocks per task id
-system.cpu.dcache.tags.occ_task_id_percent::1024     0.455078                       # Percentage of cache occupancy per task id
-system.cpu.dcache.tags.tag_accesses         154397377                       # Number of tag accesses
-system.cpu.dcache.tags.data_accesses        154397377                       # Number of data accesses
-system.cpu.dcache.ReadReq_hits::cpu.data     56681678                       # number of ReadReq hits
-system.cpu.dcache.ReadReq_hits::total        56681678                       # number of ReadReq hits
-system.cpu.dcache.WriteReq_hits::cpu.data     20514153                       # number of WriteReq hits
-system.cpu.dcache.WriteReq_hits::total       20514153                       # number of WriteReq hits
-system.cpu.dcache.demand_hits::cpu.data      77195831                       # number of demand (read+write) hits
-system.cpu.dcache.demand_hits::total         77195831                       # number of demand (read+write) hits
-system.cpu.dcache.overall_hits::cpu.data     77195831                       # number of overall hits
-system.cpu.dcache.overall_hits::total        77195831                       # number of overall hits
-system.cpu.dcache.ReadReq_misses::cpu.data          327                       # number of ReadReq misses
-system.cpu.dcache.ReadReq_misses::total           327                       # number of ReadReq misses
-system.cpu.dcache.WriteReq_misses::cpu.data         1578                       # number of WriteReq misses
-system.cpu.dcache.WriteReq_misses::total         1578                       # number of WriteReq misses
-system.cpu.dcache.demand_misses::cpu.data         1905                       # number of demand (read+write) misses
-system.cpu.dcache.demand_misses::total           1905                       # number of demand (read+write) misses
-system.cpu.dcache.overall_misses::cpu.data         1905                       # number of overall misses
-system.cpu.dcache.overall_misses::total          1905                       # number of overall misses
-system.cpu.dcache.ReadReq_miss_latency::cpu.data     19933500                       # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_latency::total     19933500                       # number of ReadReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::cpu.data     97691000                       # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_latency::total     97691000                       # number of WriteReq miss cycles
-system.cpu.dcache.demand_miss_latency::cpu.data    117624500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_latency::total    117624500                       # number of demand (read+write) miss cycles
-system.cpu.dcache.overall_miss_latency::cpu.data    117624500                       # number of overall miss cycles
-system.cpu.dcache.overall_miss_latency::total    117624500                       # number of overall miss cycles
-system.cpu.dcache.ReadReq_accesses::cpu.data     56682005                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_accesses::total     56682005                       # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::cpu.data     20515731                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_accesses::total     20515731                       # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.demand_accesses::cpu.data     77197736                       # number of demand (read+write) accesses
-system.cpu.dcache.demand_accesses::total     77197736                       # number of demand (read+write) accesses
-system.cpu.dcache.overall_accesses::cpu.data     77197736                       # number of overall (read+write) accesses
-system.cpu.dcache.overall_accesses::total     77197736                       # number of overall (read+write) accesses
-system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000006                       # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000077                       # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_miss_rate::total     0.000077                       # miss rate for WriteReq accesses
-system.cpu.dcache.demand_miss_rate::cpu.data     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
-system.cpu.dcache.overall_miss_rate::cpu.data     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60958.715596                       # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_miss_latency::total 60958.715596                       # average ReadReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 61908.111534                       # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_miss_latency::total 61908.111534                       # average WriteReq miss latency
-system.cpu.dcache.demand_avg_miss_latency::cpu.data 61745.144357                       # average overall miss latency
-system.cpu.dcache.demand_avg_miss_latency::total 61745.144357                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::cpu.data 61745.144357                       # average overall miss latency
-system.cpu.dcache.overall_avg_miss_latency::total 61745.144357                       # average overall miss latency
-system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.dcache.writebacks::writebacks            7                       # number of writebacks
-system.cpu.dcache.writebacks::total                 7                       # number of writebacks
-system.cpu.dcache.ReadReq_mshr_misses::cpu.data          327                       # number of ReadReq MSHR misses
-system.cpu.dcache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1578                       # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_misses::total         1578                       # number of WriteReq MSHR misses
-system.cpu.dcache.demand_mshr_misses::cpu.data         1905                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.demand_mshr_misses::total         1905                       # number of demand (read+write) MSHR misses
-system.cpu.dcache.overall_mshr_misses::cpu.data         1905                       # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_misses::total         1905                       # number of overall MSHR misses
-system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     19606500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_latency::total     19606500                       # number of ReadReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     96113000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_latency::total     96113000                       # number of WriteReq MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::cpu.data    115719500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_latency::total    115719500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::cpu.data    115719500                       # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_latency::total    115719500                       # number of overall MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000077                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
-system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
-system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59958.715596                       # average ReadReq mshr miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59958.715596                       # average ReadReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60908.111534                       # average WriteReq mshr miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60908.111534                       # average WriteReq mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 60745.144357                       # average overall mshr miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency::total 60745.144357                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 60745.144357                       # average overall mshr miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency::total 60745.144357                       # average overall mshr miss latency
-system.cpu.icache.tags.replacements              2836                       # number of replacements
-system.cpu.icache.tags.tagsinuse          1455.245085                       # Cycle average of tags in use
-system.cpu.icache.tags.total_refs           173489673                       # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs              4694                       # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs          36959.879207                       # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst  1455.245085                       # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst     0.710569                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total     0.710569                       # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_task_id_blocks::1024         1858                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
-system.cpu.icache.tags.age_task_id_blocks_1024::4          869                       # Occupied blocks per task id
-system.cpu.icache.tags.occ_task_id_percent::1024     0.907227                       # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses         346993428                       # Number of tag accesses
-system.cpu.icache.tags.data_accesses        346993428                       # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst    173489673                       # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total       173489673                       # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst     173489673                       # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total        173489673                       # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst    173489673                       # number of overall hits
-system.cpu.icache.overall_hits::total       173489673                       # number of overall hits
-system.cpu.icache.ReadReq_misses::cpu.inst         4694                       # number of ReadReq misses
-system.cpu.icache.ReadReq_misses::total          4694                       # number of ReadReq misses
-system.cpu.icache.demand_misses::cpu.inst         4694                       # number of demand (read+write) misses
-system.cpu.icache.demand_misses::total           4694                       # number of demand (read+write) misses
-system.cpu.icache.overall_misses::cpu.inst         4694                       # number of overall misses
-system.cpu.icache.overall_misses::total          4694                       # number of overall misses
-system.cpu.icache.ReadReq_miss_latency::cpu.inst    200232500                       # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_latency::total    200232500                       # number of ReadReq miss cycles
-system.cpu.icache.demand_miss_latency::cpu.inst    200232500                       # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_latency::total    200232500                       # number of demand (read+write) miss cycles
-system.cpu.icache.overall_miss_latency::cpu.inst    200232500                       # number of overall miss cycles
-system.cpu.icache.overall_miss_latency::total    200232500                       # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst    173494367                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total    173494367                       # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst    173494367                       # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total    173494367                       # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst    173494367                       # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total    173494367                       # number of overall (read+write) accesses
-system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000027                       # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
-system.cpu.icache.demand_miss_rate::cpu.inst     0.000027                       # miss rate for demand accesses
-system.cpu.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
-system.cpu.icache.overall_miss_rate::cpu.inst     0.000027                       # miss rate for overall accesses
-system.cpu.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42657.115467                       # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_miss_latency::total 42657.115467                       # average ReadReq miss latency
-system.cpu.icache.demand_avg_miss_latency::cpu.inst 42657.115467                       # average overall miss latency
-system.cpu.icache.demand_avg_miss_latency::total 42657.115467                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::cpu.inst 42657.115467                       # average overall miss latency
-system.cpu.icache.overall_avg_miss_latency::total 42657.115467                       # average overall miss latency
-system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
-system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
-system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.icache.writebacks::writebacks         2836                       # number of writebacks
-system.cpu.icache.writebacks::total              2836                       # number of writebacks
-system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4694                       # number of ReadReq MSHR misses
-system.cpu.icache.ReadReq_mshr_misses::total         4694                       # number of ReadReq MSHR misses
-system.cpu.icache.demand_mshr_misses::cpu.inst         4694                       # number of demand (read+write) MSHR misses
-system.cpu.icache.demand_mshr_misses::total         4694                       # number of demand (read+write) MSHR misses
-system.cpu.icache.overall_mshr_misses::cpu.inst         4694                       # number of overall MSHR misses
-system.cpu.icache.overall_mshr_misses::total         4694                       # number of overall MSHR misses
-system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    195538500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_latency::total    195538500                       # number of ReadReq MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::cpu.inst    195538500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_latency::total    195538500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::cpu.inst    195538500                       # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_latency::total    195538500                       # number of overall MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000027                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
-system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000027                       # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
-system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000027                       # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41657.115467                       # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41657.115467                       # average ReadReq mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41657.115467                       # average overall mshr miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency::total 41657.115467                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41657.115467                       # average overall mshr miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency::total 41657.115467                       # average overall mshr miss latency
-system.cpu.l2cache.tags.replacements                0                       # number of replacements
-system.cpu.l2cache.tags.tagsinuse         2058.105553                       # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs               4732                       # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs             3164                       # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs             1.495575                       # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
-system.cpu.l2cache.tags.occ_blocks::writebacks     0.021821                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst  1829.911143                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data   228.172589                       # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_percent::writebacks     0.000001                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.inst     0.055844                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::cpu.data     0.006963                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total     0.062808                       # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_task_id_blocks::1024         3164                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::3          532                       # Occupied blocks per task id
-system.cpu.l2cache.tags.age_task_id_blocks_1024::4         2064                       # Occupied blocks per task id
-system.cpu.l2cache.tags.occ_task_id_percent::1024     0.096558                       # Percentage of cache occupancy per task id
-system.cpu.l2cache.tags.tag_accesses            80550                       # Number of tag accesses
-system.cpu.l2cache.tags.data_accesses           80550                       # Number of data accesses
-system.cpu.l2cache.WritebackDirty_hits::writebacks            7                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
-system.cpu.l2cache.WritebackClean_hits::writebacks         2836                       # number of WritebackClean hits
-system.cpu.l2cache.WritebackClean_hits::total         2836                       # number of WritebackClean hits
-system.cpu.l2cache.ReadExReq_hits::cpu.data            3                       # number of ReadExReq hits
-system.cpu.l2cache.ReadExReq_hits::total            3                       # number of ReadExReq hits
-system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         1854                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadCleanReq_hits::total         1854                       # number of ReadCleanReq hits
-system.cpu.l2cache.ReadSharedReq_hits::cpu.data            7                       # number of ReadSharedReq hits
-system.cpu.l2cache.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
-system.cpu.l2cache.demand_hits::cpu.inst         1854                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::cpu.data           10                       # number of demand (read+write) hits
-system.cpu.l2cache.demand_hits::total            1864                       # number of demand (read+write) hits
-system.cpu.l2cache.overall_hits::cpu.inst         1854                       # number of overall hits
-system.cpu.l2cache.overall_hits::cpu.data           10                       # number of overall hits
-system.cpu.l2cache.overall_hits::total           1864                       # number of overall hits
-system.cpu.l2cache.ReadExReq_misses::cpu.data         1575                       # number of ReadExReq misses
-system.cpu.l2cache.ReadExReq_misses::total         1575                       # number of ReadExReq misses
-system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2840                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadCleanReq_misses::total         2840                       # number of ReadCleanReq misses
-system.cpu.l2cache.ReadSharedReq_misses::cpu.data          320                       # number of ReadSharedReq misses
-system.cpu.l2cache.ReadSharedReq_misses::total          320                       # number of ReadSharedReq misses
-system.cpu.l2cache.demand_misses::cpu.inst         2840                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::cpu.data         1895                       # number of demand (read+write) misses
-system.cpu.l2cache.demand_misses::total          4735                       # number of demand (read+write) misses
-system.cpu.l2cache.overall_misses::cpu.inst         2840                       # number of overall misses
-system.cpu.l2cache.overall_misses::cpu.data         1895                       # number of overall misses
-system.cpu.l2cache.overall_misses::total         4735                       # number of overall misses
-system.cpu.l2cache.ReadExReq_miss_latency::cpu.data     93713500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadExReq_miss_latency::total     93713500                       # number of ReadExReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    169013000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadCleanReq_miss_latency::total    169013000                       # number of ReadCleanReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data     19042000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.ReadSharedReq_miss_latency::total     19042000                       # number of ReadSharedReq miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.inst    169013000                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::cpu.data    112755500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.demand_miss_latency::total    281768500                       # number of demand (read+write) miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.inst    169013000                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::cpu.data    112755500                       # number of overall miss cycles
-system.cpu.l2cache.overall_miss_latency::total    281768500                       # number of overall miss cycles
-system.cpu.l2cache.WritebackDirty_accesses::writebacks            7                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::writebacks         2836                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.WritebackClean_accesses::total         2836                       # number of WritebackClean accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::cpu.data         1578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadExReq_accesses::total         1578                       # number of ReadExReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4694                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadCleanReq_accesses::total         4694                       # number of ReadCleanReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::cpu.data          327                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.ReadSharedReq_accesses::total          327                       # number of ReadSharedReq accesses(hits+misses)
-system.cpu.l2cache.demand_accesses::cpu.inst         4694                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::cpu.data         1905                       # number of demand (read+write) accesses
-system.cpu.l2cache.demand_accesses::total         6599                       # number of demand (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.inst         4694                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::cpu.data         1905                       # number of overall (read+write) accesses
-system.cpu.l2cache.overall_accesses::total         6599                       # number of overall (read+write) accesses
-system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.998099                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_miss_rate::total     0.998099                       # miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.605028                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.605028                       # miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.978593                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.978593                       # miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_miss_rate::cpu.inst     0.605028                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::cpu.data     0.994751                       # miss rate for demand accesses
-system.cpu.l2cache.demand_miss_rate::total     0.717533                       # miss rate for demand accesses
-system.cpu.l2cache.overall_miss_rate::cpu.inst     0.605028                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::cpu.data     0.994751                       # miss rate for overall accesses
-system.cpu.l2cache.overall_miss_rate::total     0.717533                       # miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 59500.634921                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadExReq_avg_miss_latency::total 59500.634921                       # average ReadExReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 59511.619718                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 59511.619718                       # average ReadCleanReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 59506.250000                       # average ReadSharedReq miss latency
-system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 59506.250000                       # average ReadSharedReq miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 59511.619718                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::cpu.data 59501.583113                       # average overall miss latency
-system.cpu.l2cache.demand_avg_miss_latency::total 59507.602957                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 59511.619718                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::cpu.data 59501.583113                       # average overall miss latency
-system.cpu.l2cache.overall_avg_miss_latency::total 59507.602957                       # average overall miss latency
-system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
-system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
-system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data         1575                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_misses::total         1575                       # number of ReadExReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2840                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2840                       # number of ReadCleanReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data          320                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.ReadSharedReq_mshr_misses::total          320                       # number of ReadSharedReq MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.inst         2840                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::cpu.data         1895                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.demand_mshr_misses::total         4735                       # number of demand (read+write) MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.inst         2840                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::cpu.data         1895                       # number of overall MSHR misses
-system.cpu.l2cache.overall_mshr_misses::total         4735                       # number of overall MSHR misses
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data     77963500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     77963500                       # number of ReadExReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    140613000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    140613000                       # number of ReadCleanReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     15842000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total     15842000                       # number of ReadSharedReq MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    140613000                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::cpu.data     93805500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.demand_mshr_miss_latency::total    234418500                       # number of demand (read+write) MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    140613000                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::cpu.data     93805500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.overall_mshr_miss_latency::total    234418500                       # number of overall MSHR miss cycles
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.998099                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.998099                       # mshr miss rate for ReadExReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.605028                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.605028                       # mshr miss rate for ReadCleanReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.978593                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.978593                       # mshr miss rate for ReadSharedReq accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.605028                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.994751                       # mshr miss rate for demand accesses
-system.cpu.l2cache.demand_mshr_miss_rate::total     0.717533                       # mshr miss rate for demand accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.605028                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.994751                       # mshr miss rate for overall accesses
-system.cpu.l2cache.overall_mshr_miss_rate::total     0.717533                       # mshr miss rate for overall accesses
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 49500.634921                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49500.634921                       # average ReadExReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 49511.619718                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 49511.619718                       # average ReadCleanReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 49506.250000                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 49506.250000                       # average ReadSharedReq mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 49511.619718                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 49501.583113                       # average overall mshr miss latency
-system.cpu.l2cache.demand_avg_mshr_miss_latency::total 49507.602957                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 49511.619718                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49501.583113                       # average overall mshr miss latency
-system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49507.602957                       # average overall mshr miss latency
-system.cpu.toL2Bus.snoop_filter.tot_requests         9476                       # Total number of requests made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_requests         2878                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
-system.cpu.toL2Bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
-system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
-system.cpu.toL2Bus.trans_dist::ReadResp          5021                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackDirty            7                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::WritebackClean         2836                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::CleanEvict           34                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExReq         1578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadExResp         1578                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadCleanReq         4694                       # Transaction distribution
-system.cpu.toL2Bus.trans_dist::ReadSharedReq          327                       # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        12224                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side         3851                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count::total             16075                       # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       481920                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       122368                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_size::total             604288                       # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.snoops                           0                       # Total snoops (count)
-system.cpu.toL2Bus.snoop_fanout::samples         6599                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::mean        0.000152                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::stdev       0.012310                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::0               6598     99.98%     99.98% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::1                  1      0.02%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
-system.cpu.toL2Bus.snoop_fanout::total           6599                       # Request fanout histogram
-system.cpu.toL2Bus.reqLayer0.occupancy        7581000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer0.occupancy       7041000                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
-system.cpu.toL2Bus.respLayer1.occupancy       2857500                       # Layer occupancy (ticks)
-system.cpu.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (%)
-system.membus.trans_dist::ReadResp               3160                       # Transaction distribution
-system.membus.trans_dist::ReadExReq              1575                       # Transaction distribution
-system.membus.trans_dist::ReadExResp             1575                       # Transaction distribution
-system.membus.trans_dist::ReadSharedReq          3160                       # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port         9470                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count_system.cpu.l2cache.mem_side::total         9470                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::total                   9470                       # Packet count per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port       303040                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size_system.cpu.l2cache.mem_side::total       303040                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.pkt_size::total                  303040                       # Cumulative packet size per connected master and slave (bytes)
-system.membus.snoops                                0                       # Total snoops (count)
-system.membus.snoop_fanout::samples              4735                       # Request fanout histogram
-system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
-system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
-system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
-system.membus.snoop_fanout::0                    4735    100.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
-system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
-system.membus.snoop_fanout::total                4735                       # Request fanout histogram
-system.membus.reqLayer0.occupancy             4771000                       # Layer occupancy (ticks)
-system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
-system.membus.respLayer1.occupancy           23675000                       # Layer occupancy (ticks)
-system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
-
----------- End Simulation Statistics   ----------
-- 
2.30.2